



# MC34063A

## LINEAR INTEGRATED CIRCUIT


### DC TO DC CONVERTER CONTROLLER

■ DESCRIPTION

The UTC **MC34063A** is a monolithic regulator subsystem, intended for use as DC to DC converter. This device contains a temperature compensated band gap reference, a duty-cycle control oscillator, driver and high current output switch. It can be used for step down, step-up or inverting switching regulators as well as for series pass regulators.

■ FEATURES

- \* Operation from 3.0V to 40V.
- \* Short circuit current limiting.
- \* Low standby current.
- \* Output switch current of 1.5A without external transistors.
- \* Frequency of operation from 100Hz to 100kHz.
- \* Step-up, step-down or inverting switch regulators.



■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
MC34063AL-D08-T	MC34063AG-D08-T	DIP-8	Tube
-	MC34063AG-S08-R	SOP-8	Tape Reel
-	MC34063AG-S08-T	SOP-8	Tube

<p>MC34063AL-D08-T</p> <ul style="list-style-type: none"> <li>(1) Packing Type</li> <li>(2) Package Type</li> <li>(3) Green Package</li> </ul>	<ul style="list-style-type: none"> <li>(1) T: Tube, R: Tape Reel</li> <li>(2) D08: DIP-8, S08: SOP-8</li> <li>(3) L: Lead Free, G: Halogen Free and Lead Free</li> </ul>
--	--

■ MARKING

DIP-8	SOP-8	TSSOP-8
<p>UTC □□□□ MC34063A □</p> <p>8 7 6 5 → Date Code 1 2 3 4 → Lot Code</p> <p>L: Lead Free G: Halogen Free</p>	<p>UTC □□□□ MC34063AG</p> <p>8 7 6 5 → Date Code 1 2 3 4 → Lot Code</p>	<p>UTC □□□□ MC34063AG</p> <p>8 7 6 5 → Date Code 1 2 3 4 → Lot Code</p>


## ■ PIN CONFIGURATION



## ■ PIN DESCRIPTION

PIN NO	PIN NAME	I/O	DESCRIPTION
1	Switch Collector	I	Internal Darlington pairs TI collector
2	Switch Emitter	O	Internal Darlington pairs TI emitter
3	Timing Capacitor		The value of selected capacitor controls the internal oscillator run rate
4	GND		
5	Comparator Inverting Input	I	Inverting input of comparator which can set & initiate the Darlington pairs output switch
6	V <sub>CC</sub>		
7	I <sub>PEAK</sub> Sense	I	Current sense input to monitor the voltage drop across an external resistor placed in series with V <sub>CC</sub>
8	Driver Collector	I	Internal Darlington pairs TI collector

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub>=25°C, unless otherwise specified. )

PARAMETER		SYMBOL	RATINGS	UNIT
Supply Voltage		V <sub>CC</sub>	40	V
Comparator Input Voltage		V <sub>IN(COMP)</sub>	-0.3 ~ +40	V
Switch Collector Voltage		V <sub>C(SW)</sub>	40	V
Switch Emitter Voltage		V <sub>E(SW)</sub>	40	V
Switch Collector to Emitter Voltage		V <sub>CE(SW)</sub>	40	V
Driver Collector Voltage		V <sub>C(DR)</sub>	40	V
Switch Current		I <sub>SW</sub>	1.5	A
Power Dissipation (T <sub>A</sub> =25°C)	DIP-8	P <sub>D</sub>	1250	mW
	SOP-8		625	mW
	TSSOP-8		300	mW
Junction Temperature		T <sub>J</sub>	+150	°C
Operating Temperature		T <sub>OPR</sub>	0 ~ +70	°C
Storage Temperature		T <sub>STG</sub>	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ THERMAL DATA


PARAMETER		SYMBOL	RATINGS	UNIT
Junction-to-Ambient	DIP-8	θ <sub>JA</sub>	100	°C/W
	SOP-8		160	°C/W
	TSSOP-8		333	°C/W

■ ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5.0V, T<sub>A</sub>=0~+70°C, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OSCILLATOR</b>						
Maximum Oscillator Frequency	F <sub>OSC</sub>	V <sub>PIN 5</sub> =0V, C <sub>T</sub> =1.0nF, T <sub>A</sub> =25°C	24		42	kHz
Charging Current	I <sub>CHG</sub>	V <sub>CC</sub> =5 to 40V, T <sub>A</sub> =25°C	22	31	42	μA
Discharging Current	I <sub>DISCHG</sub>	V <sub>CC</sub> =5 to 40V, T <sub>A</sub> =25°C	140	190	260	μA
Oscillator Amplitude	V <sub>OSC</sub>	T <sub>A</sub> =25°C		0.5		V
Discharge to Charge Current Ratio	K	V <sub>7</sub> =V <sub>CC</sub> , T <sub>A</sub> =25°C	5.2	6.1	7.5	
Current limit Sense Voltage	V <sub>SENSE</sub>	I <sub>CHG</sub> =I <sub>DISCHG</sub> , T <sub>A</sub> =25°C	250	300	350	mV
<b>OUTPUT SWITCH</b>						
Saturation Voltage 1 (Note)	V <sub>CE(SAT)1</sub>	I <sub>SW</sub> =1.0A, V <sub>C(DRIVER)</sub> =V <sub>C(SW)</sub>		0.95	1.3	V
Saturation Voltage 2 (Note)	V <sub>CE(SAT)2</sub>	I <sub>SW</sub> =1.0A, V <sub>C(DRIVER)</sub> =50mA		0.45	0.7	V
DC Current Gain (Note)	G <sub>I(DC)</sub>	I <sub>SW</sub> =1.0A, V <sub>CE</sub> =5.0V, T <sub>A</sub> =25°C	50	180		
Collector Off State Current (Note)	I <sub>C(OFF)</sub>	V <sub>CE</sub> =40.0V, T <sub>A</sub> =25°C		0.01	100	μA
<b>COMPARATOR</b>						
Threshold Voltage	V <sub>THD</sub>		1.21	1.25	1.29	V
Threshold Voltage Line Regulation	V <sub>THD</sub>	V <sub>CC</sub> =3 ~ 40V		2.0	5.0	mV
Input Bias Current	I <sub>I(BIAS)</sub>	V <sub>IN</sub> =0V		50	400	nA
<b>TOTAL DEVICE</b>						
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> =5~40V, C <sub>T</sub> =0.001 V <sub>7</sub> =V <sub>CC</sub> , V <sub>C</sub> >V <sub>THD</sub> , Pin2=GND		2.7	4.0	mA


Note: Output switch tests are performed under pulsed conditions to minimize power dissipation.

## ■ STEP-UP CONVERTER




TEST	CONDITIONS	RESULTS
Line Regulation	$V_{IN} = 8.0V \sim 16V, I_{OUT} = 175mA$	$30mV = \pm 0.05\%$
Load Regulation	$V_{IN} = 12V, I_{OUT} = 75mA \sim 175mA$	$10mV = \pm 0.017\%$
Output Ripple	$V_{IN} = 12V, I_{OUT} = 175mA$	$400mV_{P-P}$
Efficiency	$V_{IN} = 12V, I_{OUT} = 175mA$	$87.7\%$
Output Ripple With Optional Filter	$V_{IN} = 12V, I_{OUT} = 175mA$	$40mV_{P-P}$

## STEP-DOWN CONVERTER(Cont.)



TEST	CONDITIONS	RESULTS
Line Regulation	$V_{IN} = 15V \sim 25V, I_{OUT} = 500mA$	$12mV = \pm 0.12\%$
Load Regulation	$V_{IN} = 25V, I_{OUT} = 50mA \sim 500mA$	$3.0mV = \pm 0.03\%$
Output Ripple	$V_{IN} = 25V, I_{OUT} = 500mA$	$120mV_{P-P}$
Short Circuit Current	$V_{IN} = 25V, R_L = 0.1\Omega$	1.1A
Efficiency	$V_{IN} = 25V, I_{OUT} = 500mA$	83.7%
Output Ripple With Optional Filter	$V_{IN} = 25V, I_{OUT} = 500mA$	$40mV_{P-P}$


## ■ VOLTAGE INVERTING CONVERTER




TEST	CONDITIONS	RESULTS
Line Regulation	$V_{IN} = 4.5V \sim 6.0V, I_{OUT} = 100mA$	$3.0mV = \pm 0.012\%$
Load Regulation	$V_{IN} = 5.0V, I_{OUT} = 10mA \sim 100mA$	$0.022V = \pm 0.09\%$
Output Ripple	$V_{IN} = 5.0V, I_{OUT} = 100mA$	$500mV_{P-P}$
Short Circuit Current	$V_{IN} = 5.0V, R_L = 0.1\Omega$	$910mA$
Efficiency	$V_{IN} = 5.0V, I_{OUT} = 100mA$	$62.2\%$
Output Ripple With Optional Filter	$V_{IN} = 5.0V, I_{OUT} = 100mA$	$70mV_{P-P}$

■ EXTERNAL CURRENT BOOST CONNECTIONS FOR IC PEAK GREATER THAN 1.5A

1a. External NPN Switch




1b. External NPN Saturated Switch  
(See Note 4)




Note: 4. If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents ( $\leq 300\text{mA}$ ) and high driver currents ( $\leq 30\text{mA}$ ), it may take up to  $2.0\mu\text{s}$  to come out of saturation. This condition will shorten the off time at frequencies  $\geq 30\text{kHz}$ , and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended.


2a. External NPN Switch




2b. External PNP Saturated Switch









3a. External NPN Switch



3b. External PNP Saturated Switch



## TYPICAL CHARACTERISTICS





## ■ DESIGN FORMULA TABLE

CALCULATION	STEP-DOWN	STEP-UP	VOLTAGE-INVERTING
$\frac{t_{ON}}{t_{OFF}}$	$\frac{V_{OUT} + V_F}{V_{IN(MIN)} - V_{CE(SAT)} - V_{OUT}}$	$\frac{V_{OUT} + V_F - V_{IN(MIN)}}{V_{IN(MIN)} - V_{CE(SAT)}}$	$\frac{ V_{OUT}  + V_F}{V_{IN} - V_{CE(SAT)}}$
$(t_{ON} + t_{OFF})_{MAX}$	$\frac{1}{F_{MIN}}$	$\frac{1}{F_{MIN}}$	$\frac{1}{F_{MIN}}$
$C_T$	$4 \times 10^{-5} t_{ON}$	$4 \times 10^{-5} t_{ON}$	$4 \times 10^{-5} t_{ON}$
$I_{SW}$	$2I_{OUT(MAX)}$	$2I_{OUT(MAX)} \frac{t_{ON} + t_{OFF}}{t_{OFF}}$	$2I_{OUT(MAX)} \frac{t_{ON} + t_{OFF}}{t_{OFF}}$
$R_S$	$0.3/I_{SW}$	$0.3/I_{SW}$	$0.3/I_{SW}$
$L_{(MIN)}$	$(\frac{V_{IN(MIN)} - V_{CE(SAT)} - V_{OUT}}{I_{SW}}) t_{ON(MAX)}$	$(\frac{V_{IN(MIN)} - V_{CE(SAT)}}{I_{SW}}) t_{ON(MAX)}$	$(\frac{V_{IN(MIN)} - V_{CE(SAT)}}{I_{SW}}) t_{ON(MAX)}$
$C_O$	$\frac{I_{SW}(t_{ON} + t_{OFF})}{8V_{RIPPLE(P-P)}}$	$\frac{I_{OUT} t_{ON}}{V_{RIPPLE(P-P)}}$	$\frac{I_{OUT} t_{ON}}{V_{RIPPLE(P-P)}}$

$V_{CE(SAT)}$  - Saturation voltage of the output switch.

$V_F$  - Forward voltage drop of the ringback rectifier.

**The following power supply characteristics must be chosen:**

$V_{IN}$  - Nominal input voltage.

$V_{OUT}$  - Desired output voltage,  $|V_{OUT}| = 1.25(1 + R_2/R_1)$

$I_{OUT}$  - Desired output current.

$F_{MIN}$  - Minimum desired output switching frequency at the selected values for  $V_{IN}$  and  $I_{OUT}$ .

$V_{RIPPLE(P-P)}$  - Desired peak-to-peak output ripple voltage. In practice, the calculated value will need to be increased due to the capacitor equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly effect the line and load regulation.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.