

## FEATURES

Gain set with 1 external resistor

Gain range: 1 to 1000

Input voltage goes below ground

Inputs protected beyond supplies

Very wide power supply range

Single supply: 2.2 V to 36 V

Dual supplies:  $\pm 1.35$  V to  $\pm 18$  V

Bandwidth ( $G = 1$ ): 1.5 MHz

CMRR ( $G = 1$ ): 90 dB minimum for BR models

Input noise: 22 nV/ $\sqrt{\text{Hz}}$

Typical supply current: 350  $\mu\text{A}$

Specified temperature:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$

8-lead SOIC and MSOP packages

## APPLICATIONS

Industrial process controls


Bridge amplifiers

Medical instrumentation

Portable data acquisition

Multichannel systems

## PIN CONFIGURATION



TOP VIEW  
(Not to Scale)

Figure 1.

07036-001

Table 1. Instrumentation Amplifiers by Category<sup>1</sup>

General Purpose	Zero Drift	Military Grade	Low Power	High Speed PGA
AD8220	AD8231	AD620	AD627	AD8250
AD8221	AD8290	AD621	AD623	AD8251
AD8222	AD8293	AD524	AD8223	AD8253
AD8224	AD8553	AD526	AD8226	
AD8228	AD8556	AD624	AD8227	
AD8295	AD8557		AD8235/ AD8236	

<sup>1</sup> Visit [www.analog.com](http://www.analog.com) for the latest instrumentation amplifiers.

## GENERAL DESCRIPTION

The AD8226 is a low cost, wide supply range instrumentation amplifier that requires only one external resistor to set any gain between 1 and 1000.

The AD8226 is designed to work with a variety of signal voltages. A wide input range and rail-to-rail output allow the signal to make full use of the supply rails. Because the input range also includes the ability to go below the negative supply, small signals near ground can be amplified without requiring dual supplies. The AD8226 operates on supplies ranging from  $\pm 1.35$  V to  $\pm 18$  V for dual supplies and 2.2 V to 36 V for single supply.

The robust AD8226 inputs are designed to connect to real-world sensors. In addition to its wide operating range, the

AD8226 can handle voltages beyond the rails. For example, with a  $\pm 5$  V supply, the part is guaranteed to withstand  $\pm 35$  V at the input with no damage. Minimum as well as maximum input bias currents are specified to facilitate open wire detection.

The AD8226 is perfect for multichannel, space-constrained industrial applications. Unlike other low cost, low power instrumentation amplifiers, the AD8226 is designed with a minimum gain of 1 and can easily handle  $\pm 10$  V signals. With its MSOP package and  $125^\circ\text{C}$  temperature rating, the AD8226 thrives in tightly packed, zero airflow designs.

The AD8226 is available in 8-lead MSOP and SOIC packages, and is fully specified for  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  operation.

For a device with a similar package and performance as the AD8226 but with gain settable from 5 to 1000, consider using the AD8227.

Rev. C

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	Gain Selection .....	19
Applications .....	1	Reference Terminal .....	20
Pin Configuration .....	1	Input Voltage Range .....	20
General Description .....	1	Layout .....	20
Revision History .....	2	Input Bias Current Return Path .....	21
Specifications .....	3	Input Protection .....	22
Absolute Maximum Ratings .....	7	Radio Frequency Interference (RFI) .....	22
Thermal Resistance .....	7	Applications Information .....	23
ESD Caution .....	7	Differential Drive .....	23
Pin Configuration and Function Descriptions .....	8	Precision Strain Gage .....	24
Typical Performance Characteristics .....	9	Driving an ADC .....	24
Theory of Operation .....	19	Outline Dimensions .....	25
Architecture .....	19	Ordering Guide .....	25

## REVISION HISTORY

### 9/12—Rev. B to Rev. C

Changes to CMRR, Voltage Offset, Input Offset Current, and Gain Error Parameters, Table 2 .....	3
Changes to CMRR, Voltage Offset, and Input Offset Current Parameters, Table 2 .....	5

### 3/11—Rev. A to Rev. B

Added AD8235/AD8236 to Table 1 .....	1
Changes to Endnote 1, Table 2 .....	4
Change Endnote 2 Placement in Total Noise Equation, Table 3 .....	5
Added $G > 1$ BRZ, BRMZ Max Parameter .....	6
Changes to Endnote 1, Table 3 .....	6
Changes to Figure 18 .....	11
Changes to Figure 37 .....	14
Changes to Figure 42 .....	15
Updated Outline Dimensions .....	25

### 7/09—Rev. 0 to Rev. A

Added BRZ and BRM Models .....	Universal
Changes to Features Section .....	1
Changes to Table 1 .....	1
Changes to General Description Section .....	1
Changes to Gain vs. Temperature Parameter, Output Parameter, and Operating Range Parameter, Table 2 .....	4
Changes to Common-Mode Rejection Ratio (CMRR) Parameter and to Input Offset, $V_{OS0}$ , Average Temperature Coefficient Parameter, Table 3 .....	5
Changes to Gain vs. Temperature Parameter, Table 3 .....	6
Changes to Gain Selection Section .....	19
Changes to Reference Terminal Section and Input Voltage Range Section .....	20
Changes to Ordering Guide .....	25

### 1/09—Revision 0: Initial Version

## SPECIFICATIONS

+V<sub>S</sub> = +15 V, -V<sub>S</sub> = -15 V, V<sub>REF</sub> = 0 V, T<sub>A</sub> = 25°C, G = 1, R<sub>L</sub> = 10 kΩ, specifications referred to input, unless otherwise noted.

Table 2.

Parameter	Conditions	ARZ, ARMZ			BRZ, BRMZ			Unit
		Min	Typ	Max	Min	Typ	Max	
COMMON-MODE REJECTION RATIO (CMRR)	V <sub>CM</sub> = -10 V to +10 V							
CMRR, DC to 60 Hz								
G = 1		86			90			dB
G = 10		106			106			dB
G = 100		120			120			dB
G = 1000		120			120			dB
CMRR at 5 kHz								
G = 1		80			80			dB
G = 10		90			90			dB
G = 100		90			90			dB
G = 1000		100			100			dB
NOISE	Total noise: $e_N = \sqrt{(e_{NI}^2 + (e_{NO}/G)^2)}$							
Voltage Noise	1 kHz							
Input Voltage Noise, e <sub>NI</sub>			22	24		22	24	nV/√Hz
Output Voltage Noise, e <sub>NO</sub>			120	125		120	125	nV/√Hz
RTI	f = 0.1 Hz to 10 Hz							
G = 1			2			2		μV p-p
G = 10			0.5			0.5		μV p-p
G = 100 to 1000			0.4			0.4		μV p-p
Current Noise	f = 1 kHz		100			100		fA/√Hz
	f = 0.1 Hz to 10 Hz		3			3		pA p-p
VOLTAGE OFFSET	Total offset voltage: V <sub>OS</sub> = V <sub>OSI</sub> + (V <sub>OSO</sub> /G)							
Input Offset, V <sub>OSI</sub>	V <sub>S</sub> = ±5 V to ±15 V			100			50	μV
Average Temperature Coefficient	T <sub>A</sub> = -40°C to +125°C		0.5	2		0.5	1	μV/°C
Output Offset, V <sub>OSO</sub>	V <sub>S</sub> = ±5 V to ±15 V			600			400	μV
Average Temperature Coefficient	T <sub>A</sub> = -40°C to +125°C		2	10		1	5	μV/°C
Offset RTI vs. Supply (PSR)	V <sub>S</sub> = ±5 V to ±15 V							
G = 1		100			100			dB
G = 10		115			115			dB
G = 100		120			120			dB
G = 1000		120			120			dB
INPUT CURRENT								
Input Bias Current <sup>1</sup>	T <sub>A</sub> = +25°C	5	20	27	5	20	27	nA
	T <sub>A</sub> = +125°C	5	15	25	5	15	25	nA
	T <sub>A</sub> = -40°C	5	30	35	5	30	35	nA
Average Temperature Coefficient	T <sub>A</sub> = -40°C to +125°C		70			70		pA/°C
Input Offset Current	T <sub>A</sub> = +25°C			1			0.5	nA
	T <sub>A</sub> = +125°C			1.5			0.5	nA
	T <sub>A</sub> = -40°C			2			0.5	nA
Average Temperature Coefficient	T <sub>A</sub> = -40°C to +125°C		5			5		pA/°C
REFERENCE INPUT								
R <sub>IN</sub>			100			100		kΩ
I <sub>IN</sub>			7			7		μA
Voltage Range		-V <sub>S</sub>		+V <sub>S</sub>	-V <sub>S</sub>		+V <sub>S</sub>	V
Reference Gain to Output			1			1		V/V
Reference Gain Error			0.01			0.01		%
DYNAMIC RESPONSE								
Small-Signal -3 dB Bandwidth								
G = 1			1500			1500		kHz
G = 10			160			160		kHz
G = 100			20			20		kHz
G = 1000			2			2		kHz

Parameter	Conditions	ARZ, ARMZ			BRZ, BRMZ			Unit
		Min	Typ	Max	Min	Typ	Max	
Settling Time 0.01%	10 V step							
G = 1			25		25			μs
G = 10			15		15			μs
G = 100			40		40			μs
G = 1000			350		350			μs
Slew Rate	G = 1		0.4		0.4			V/μs
	G = 5 to 100		0.6		0.6			V/μs
GAIN	G = 1 + (49.4 kΩ/R <sub>G</sub> )							
Gain Range		1		1000	1		1000	V/V
Gain Error	V <sub>OUT</sub> ±10 V							
G = 1				0.015			0.01	%
G = 5 to 1000				0.15			0.1	%
Gain Nonlinearity	V <sub>OUT</sub> = -10 V to +10 V							
G = 1 to 10	R <sub>L</sub> ≥ 2 kΩ			10			10	ppm
G = 100	R <sub>L</sub> ≥ 2 kΩ			75			75	ppm
G = 1000	R <sub>L</sub> ≥ 2 kΩ			750			750	ppm
Gain vs. Temperature <sup>2</sup>								
G = 1	T <sub>A</sub> = -40°C to +85°C			5			1	ppm/°C
	T <sub>A</sub> = 85°C to 125°C			5			2	ppm/°C
G > 1	T <sub>A</sub> = -40°C to +125°C			-100			-100	ppm/°C
INPUT	V <sub>S</sub> = ±1.35 V to +36 V							
Input Impedance								
Differential				0.8  2			0.8  2	GΩ  pF
Common Mode				0.4  2			0.4  2	GΩ  pF
Input Operating Voltage Range <sup>3</sup>	T <sub>A</sub> = +25°C	-V <sub>S</sub> - 0.1		+V <sub>S</sub> - 0.8	-V <sub>S</sub> - 0.1		+V <sub>S</sub> - 0.8	V
	T <sub>A</sub> = +125°C	-V <sub>S</sub> - 0.05		+V <sub>S</sub> - 0.6	-V <sub>S</sub> - 0.05		+V <sub>S</sub> - 0.6	V
	T <sub>A</sub> = -40°C	-V <sub>S</sub> - 0.15		+V <sub>S</sub> - 0.9	-V <sub>S</sub> - 0.15		+V <sub>S</sub> - 0.9	V
Input Overvoltage Range	T <sub>A</sub> = -40°C to +125°C	+V <sub>S</sub> - 40		-V <sub>S</sub> + 40	+V <sub>S</sub> - 40		-V <sub>S</sub> + 40	V
OUTPUT								
Output Swing								
R <sub>L</sub> = 2 kΩ to Ground	T <sub>A</sub> = +25°C	-V <sub>S</sub> + 0.4		+V <sub>S</sub> - 0.7	-V <sub>S</sub> + 0.4		+V <sub>S</sub> - 0.7	V
	T <sub>A</sub> = +125°C	-V <sub>S</sub> + 0.4		+V <sub>S</sub> - 1.0	-V <sub>S</sub> + 0.4		+V <sub>S</sub> - 1.0	V
	T <sub>A</sub> = -40°C	-V <sub>S</sub> + 1.2		+V <sub>S</sub> - 1.1	-V <sub>S</sub> + 1.2		+V <sub>S</sub> - 1.1	V
R <sub>L</sub> = 10 kΩ to Ground	T <sub>A</sub> = +25°C	-V <sub>S</sub> + 0.2		+V <sub>S</sub> - 0.2	-V <sub>S</sub> + 0.2		+V <sub>S</sub> - 0.2	V
	T <sub>A</sub> = +125°C	-V <sub>S</sub> + 0.3		+V <sub>S</sub> - 0.3	-V <sub>S</sub> + 0.3		+V <sub>S</sub> - 0.3	V
	T <sub>A</sub> = -40°C	-V <sub>S</sub> + 0.2		+V <sub>S</sub> - 0.2	-V <sub>S</sub> + 0.2		+V <sub>S</sub> - 0.2	V
R <sub>L</sub> = 100 kΩ to Ground	T <sub>A</sub> = -40°C to +125°C	-V <sub>S</sub> + 0.1		+V <sub>S</sub> - 0.1	-V <sub>S</sub> + 0.1		+V <sub>S</sub> - 0.1	V
Short-Circuit Current			13			13		mA
POWER SUPPLY								
Operating Range	Dual-supply operation	±1.35		±18	±1.35		±18	V
Quiescent Current	T <sub>A</sub> = +25°C		350	425		350	425	μA
	T <sub>A</sub> = -40°C		250	325		250	325	μA
	T <sub>A</sub> = +85°C		450	525		450	525	μA
	T <sub>A</sub> = +125°C		525	600		525	600	μA
TEMPERATURE RANGE		-40		+125	-40		+125	°C

<sup>1</sup> The input stage uses pnp transistors; therefore, input bias current always flows out of the part.

<sup>2</sup> The values specified for G > 1 do not include the effects of the external gain-setting resistor, R<sub>G</sub>.

<sup>3</sup> Input voltage range of the AD8226 input stage. The input range depends on the common-mode voltage, the differential voltage, the gain, and the reference voltage. See the Input Voltage Range section for more information.

$+V_S = 2.7\text{ V}$ ,  $-V_S = 0\text{ V}$ ,  $V_{REF} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $G = 1$ ,  $R_L = 10\text{ k}\Omega$ , specifications referred to input, unless otherwise noted.

Table 3.

Parameter	Conditions	ARZ, ARMZ			BRZ, BRMZ			Unit
		Min	Typ	Max	Min	Typ	Max	
COMMON-MODE REJECTION RATIO (CMRR)	$V_{CM} = 0\text{ V to }1.7\text{ V}$							
CMRR, DC to 60 Hz								
G = 1		86			90			dB
G = 10		106			106			dB
G = 100		120			120			dB
G = 1000		120			120			dB
CMRR at 5 kHz								
G = 1		80			80			dB
G = 10		90			90			dB
G = 100		90			90			dB
G = 1000		100			100			dB
NOISE	Total noise: $e_N = \sqrt{(e_{NI})^2 + (e_{NO}/G)^2}$							
Voltage Noise	1 kHz							
Input Voltage Noise, $e_{NI}$			22	24		22	24	nV/ $\sqrt{\text{Hz}}$
Output Voltage Noise, $e_{NO}$			120	125		120	125	nV/ $\sqrt{\text{Hz}}$
RTI	f = 0.1 Hz to 10 Hz							
G = 1			2.0			2.0		$\mu\text{V p-p}$
G = 10			0.5			0.5		$\mu\text{V p-p}$
G = 100 to 1000			0.4			0.4		$\mu\text{V p-p}$
Current Noise	f = 1 kHz		100			100		fA/ $\sqrt{\text{Hz}}$
	f = 0.1 Hz to 10 Hz		3			3		pA p-p
VOLTAGE OFFSET	Total offset voltage: $V_{OS} = V_{OSI} + (V_{OSO}/G)$							
Input Offset, $V_{OSI}$				100			50	$\mu\text{V}$
Average Temperature Coefficient	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		0.5	2		0.5	1	$\mu\text{V}/^\circ\text{C}$
Output Offset, $V_{OSO}$				600			400	$\mu\text{V}$
Average Temperature Coefficient	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		2	10		1	5	$\mu\text{V}/^\circ\text{C}$
Offset RTI vs. Supply (PSR)	$V_S = 0\text{ V to }1.7\text{ V}$							
G = 1		100			100			dB
G = 10		115			115			dB
G = 100		120			120			dB
G = 1000		120			120			dB
INPUT CURRENT								
Input Bias Current <sup>1</sup>	$T_A = +25^\circ\text{C}$	5	20	27	5	20	27	nA
	$T_A = +125^\circ\text{C}$	5	15	25	5	15	25	nA
	$T_A = -40^\circ\text{C}$	5	30	35	5	30	35	nA
Average Temperature Coefficient	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		70			70		pA/ $^\circ\text{C}$
Input Offset Current	$T_A = +25^\circ\text{C}$			1			0.5	nA
	$T_A = +125^\circ\text{C}$			1.5			0.5	nA
	$T_A = -40^\circ\text{C}$			1			0.1	nA
Average Temperature Coefficient	$T_A = -40^\circ\text{C to }+125^\circ\text{C}$		5			5		pA/ $^\circ\text{C}$
REFERENCE INPUT								
$R_{IN}$			100			100		k $\Omega$
$I_{IN}$			7			7		$\mu\text{A}$
Voltage Range		$-V_S$		$+V_S$	$-V_S$		$+V_S$	V
Reference Gain to Output			1			1		V/V
Reference Gain Error			0.01			0.01		%
DYNAMIC RESPONSE								
Small-Signal -3 dB Bandwidth								
G = 1			1500			1500		kHz
G = 10			160			160		kHz
G = 100			20			20		kHz
G = 1000			2			2		kHz

Parameter	Conditions	ARZ, ARMZ			BRZ, BRMZ			Unit
		Min	Typ	Max	Min	Typ	Max	
Settling Time 0.01%	2 V step							
G = 1			6			6		μs
G = 10			6			6		μs
G = 100			35			35		μs
G = 1000			350			350		μs
Slew Rate	G = 1		0.4			0.4		V/μs
	G = 5 to 100		0.6			0.6		V/μs
GAIN	G = 1 + (49.4 kΩ/R <sub>G</sub> )							
Gain Range		1		1000	1		1000	V/V
Gain Error								
G = 1	V <sub>OUT</sub> = 0.8 V to 1.8 V			0.04			0.01%	%
G = 5 to 1000	V <sub>OUT</sub> = 0.2 V to 2.5 V			0.3			0.1%	%
Gain vs. Temperature <sup>2</sup>								
G = 1	T <sub>A</sub> = -40°C to +85°C			5			1	ppm/°C
	T <sub>A</sub> = +85°C to +125°C			5			2	ppm/°C
G > 1	T <sub>A</sub> = -40°C to +125°C			-100			-100	ppm/°C
INPUT	-V <sub>S</sub> = 0 V, +V <sub>S</sub> = 2.7 V to 36 V							
Input Impedance								
Differential				0.8  2			0.8  2	GΩ  pF
Common Mode				0.4  2			0.4  2	GΩ  pF
Input Operating Voltage Range <sup>3</sup>	T <sub>A</sub> = +25°C	-0.1		+V <sub>S</sub> - 0.7	-0.1		+V <sub>S</sub> - 0.7	V
	T <sub>A</sub> = -40°C	-0.15		+V <sub>S</sub> - 0.9	-0.15		+V <sub>S</sub> - 0.9	V
	T <sub>A</sub> = +125°C	-0.05		+V <sub>S</sub> - 0.6	-0.05		+V <sub>S</sub> - 0.6	V
Input Overvoltage Range	T <sub>A</sub> = -40°C to +125°C	+V <sub>S</sub> - 40		-V <sub>S</sub> + 40	+V <sub>S</sub> - 40		-V <sub>S</sub> + 40	
OUTPUT								
Output Swing	R <sub>L</sub> = 10 kΩ to 1.35 V, T <sub>A</sub> = -40°C to +125°C	0.1		+V <sub>S</sub> - 0.1	0.1		+V <sub>S</sub> - 0.1	V
Short-Circuit Current			13			13		mA
POWER SUPPLY								
Operating Range	Single-supply operation	2.2		36	2.2		36	V
Quiescent Current	T <sub>A</sub> = +25°C, -V <sub>S</sub> = 0 V, +V <sub>S</sub> = 2.7 V		325	400		325	400	μA
	T <sub>A</sub> = -40°C, -V <sub>S</sub> = 0 V, +V <sub>S</sub> = 2.7 V		250	325		250	325	μA
	T <sub>A</sub> = +85°C, -V <sub>S</sub> = 0 V, +V <sub>S</sub> = 2.7 V		425	500		425	500	μA
	T <sub>A</sub> = +125°C, -V <sub>S</sub> = 0 V, +V <sub>S</sub> = 2.7 V		475	550		475	550	μA
TEMPERATURE RANGE		-40		+125	-40		+125	°C

<sup>1</sup> Input stage uses pnp transistors; therefore, input bias current always flows out of the part.

<sup>2</sup> The values specified for G > 1 do not include the effects of the external gain-setting resistor, R<sub>G</sub>.

<sup>3</sup> Input voltage range of the AD8226 input stage. The input range depends on the common-mode voltage, the differential voltage, the gain, and the reference voltage. See the Input Voltage Range section for more information.

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	±18 V
Output Short-Circuit Current	Indefinite
Maximum Voltage at –IN or +IN	–V <sub>S</sub> + 40 V
Minimum Voltage at –IN or +IN	+V <sub>S</sub> – 40 V
REF Voltage	±V <sub>S</sub>
Storage Temperature Range	–65°C to +150°C
Specified Temperature Range	–40°C to +125°C
Maximum Junction Temperature	140°C
ESD	
Human Body Model	1.5 kV
Charge Device Model	1.5 kV
Machine Model	100 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for a device in free air.

Table 5. Thermal Resistance

Package	$\theta_{JA}$	Unit
8-Lead MSOP, 4-Layer JEDEC Board	135	°C/W
8-Lead SOIC, 4-Layer JEDEC Board	121	°C/W

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

07038-002

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	-IN	Negative Input.
2, 3	$R_G$	Gain-Setting Pins. Place a gain resistor between these two pins.
4	+IN	Positive Input.
5	$-V_S$	Negative Supply.
6	REF	Reference. This pin must be driven by low impedance.
7	$V_{OUT}$	Output.
8	$+V_S$	Positive Supply.



# TYPICAL PERFORMANCE CHARACTERISTICS

T = 25°C, V<sub>S</sub> = ±15 V, R<sub>L</sub> = 10 kΩ, unless otherwise noted.




Figure 3. Typical Distribution of Output Offset Voltage



Figure 6. Typical Distribution of Input Offset Voltage Drift, G = 100




Figure 4. Typical Distribution of Output Offset Voltage Drift



Figure 7. Typical Distribution of Input Bias Current




Figure 5. Typical Distribution of Input Offset Voltage



Figure 8. Typical Distribution of Input Offset Current




Figure 9. Input Common-Mode Voltage vs. Output Voltage, Single Supply,  $V_S = +2.7V$ ,  $G = 1$




Figure 12. Input Common-Mode Voltage vs. Output Voltage, Single Supply,  $V_S = +2.7V$ ,  $G = 100$




Figure 10. Input Common-Mode Voltage vs. Output Voltage, Single Supply,  $V_S = +5V$ ,  $G = 1$




Figure 13. Input Common-Mode Voltage vs. Output Voltage, Single Supply,  $V_S = +5V$ ,  $G = 100$



Figure 11. Input Common-Mode Voltage vs. Output Voltage, Dual Supplies,  $V_S = \pm 5V$ ,  $G = 1$



Figure 14. Input Common-Mode Voltage vs. Output Voltage, Dual Supplies,  $V_S = \pm 5V$ ,  $G = 100$



Figure 15. Input Common-Mode Voltage vs. Output Voltage, Dual Supplies,  $V_S = \pm 15V$ ,  $G = 1$




Figure 18. Input Common-Mode Voltage vs. Output Voltage, Dual Supplies,  $V_S = \pm 15V$ ,  $G = 100$



Figure 16. Input Overvoltage Performance,  $G = 1$ ,  $V_S = 2.7V$




Figure 19. Input Overvoltage Performance,  $G = 100$ ,  $V_S = 2.7V$



Figure 17. Input Overvoltage Performance,  $G = 1$ ,  $V_S = \pm 15V$




Figure 20. Input Overvoltage Performance,  $G = 100$ ,  $V_S = \pm 15V$



Figure 21. Input Bias Current vs. Common-Mode Voltage,  $V_S = +5\text{ V}$



Figure 22. Input Bias Current vs. Common-Mode Voltage,  $V_S = \pm 15\text{ V}$



Figure 23. Positive PSRR vs. Frequency, RTI



Figure 24. Negative PSRR vs. Frequency



Figure 25. Gain vs. Frequency,  $V_S = \pm 15\text{ V}$



Figure 26. Gain vs. Frequency, 2.7 V Single Supply



Figure 27. CMRR vs. Frequency, RTI

07036-017



Figure 30. Input Bias Current and Input Offset Current vs. Temperature

07036-012



Figure 28. CMRR vs. Frequency, RTI, 1 kΩ Source Imbalance

07036-018



Figure 31. Gain Error vs. Temperature, G = 1

07036-051



Figure 29. Change in Input Offset Voltage vs. Warm-Up Time

07036-011



Figure 32. CMRR vs. Temperature, G = 1

07036-062



Figure 33. Input Voltage Limit vs. Supply Voltage



Figure 36. Output Voltage Swing vs. Load Resistance



Figure 34. Output Voltage Swing vs. Supply Voltage,  $R_L = 10\text{ k}\Omega$



Figure 37. Output Voltage Swing vs. Output Current,  $G = 1$



Figure 35. Output Voltage Swing vs. Supply Voltage,  $R_L = 2\text{ k}\Omega$



Figure 38. Gain Nonlinearity,  $G = 1$ ,  $R_L \geq 2\text{ k}\Omega$



Figure 39. Gain Nonlinearity,  $G = 10$ ,  $R_L \geq 2\text{ k}\Omega$

07036-020



Figure 42. Voltage Noise Spectral Density vs. Frequency

07036-023



Figure 40. Gain Nonlinearity,  $G = 100$ ,  $R_L \geq 2\text{ k}\Omega$

07036-021



Figure 43. 0.1 Hz to 10 Hz RTI Voltage Noise,  $G = 1$ ,  $G = 1000$

07036-024



Figure 41. Gain Nonlinearity,  $G = 1000$ ,  $R_L \geq 2\text{ k}\Omega$

07036-022



Figure 44. Current Noise Spectral Density vs. Frequency

07036-025



Figure 45. 0.1 Hz to 10 Hz Current Noise



Figure 48. Large-Signal Pulse Response and Settling Time,  $G = 10$ , 10 V Step,  $V_S = \pm 15$  V



Figure 46. Large-Signal Frequency Response



Figure 49. Large-Signal Pulse Response and Settling Time,  $G = 100$ , 10 V Step,  $V_S = \pm 15$  V



Figure 47. Large-Signal Pulse Response and Settling Time,  $G = 1$ , 10 V Step,  $V_S = \pm 15$  V



Figure 50. Large-Signal Pulse Response and Settling Time,  $G = 1000$ , 10 V Step,  $V_S = \pm 15$  V





Figure 51. Small-Signal Response,  $G = 1$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$



Figure 53. Small-Signal Response,  $G = 100$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$



Figure 52. Small-Signal Response,  $G = 10$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$



Figure 54. Small-Signal Response,  $G = 1000$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 100\text{ pF}$



Figure 55. Small-Signal Response with Various Capacitive Loads,  $G = 1, R_L = \infty$



Figure 57. Supply Current vs. Supply Voltage



Figure 56. Settling Time vs. Step Size,  $V_S = \pm 15 V$  Dual Supplies

## THEORY OF OPERATION



Figure 58. Simplified Schematic

### ARCHITECTURE

The AD8226 is based on the classic 3-op-amp topology. This topology has two stages: a preamplifier to provide differential amplification, followed by a difference amplifier to remove the common-mode voltage. Figure 58 shows a simplified schematic of the AD8226.

The first stage works as follows: in order to maintain a constant voltage across the bias resistor  $R_B$ , A1 must keep Node 3 a constant diode drop above the positive input voltage. Similarly, A2 keeps Node 4 at a constant diode drop above the negative input voltage. Therefore, a replica of the differential input voltage is placed across the gain-setting resistor,  $R_G$ . The current that flows across this resistance must also flow through the R1 and R2 resistors, creating a gained differential signal between the A2 and A1 outputs. Note that, in addition to a gained differential signal, the original common-mode signal, shifted a diode drop up, is also still present.

The second stage is a difference amplifier, composed of A3 and four 50 kΩ resistors. The purpose of this stage is to remove the common-mode signal from the amplified differential signal.

The transfer function of the AD8226 is

$$V_{OUT} = G(V_{IN+} - V_{IN-}) + V_{REF}$$

where:

$$G = 1 + \frac{49.4 \text{ k}\Omega}{R_G}$$

### GAIN SELECTION

Placing a resistor across the  $R_G$  terminals sets the gain of the AD8226, which can be calculated by referring to Table 7 or by using the following gain equation:

$$R_G = \frac{49.4 \text{ k}\Omega}{G - 1}$$

Table 7. Gains Achieved Using 1% Resistors

1% Standard Table Value of $R_G$ ( $\Omega$ )	Calculated Gain
49.9 k	1.990
12.4 k	4.984
5.49 k	9.998
2.61 k	19.93
1.00 k	50.40
499	100.0
249	199.4
100	495.0
49.9	991.0

The AD8226 defaults to  $G = 1$  when no gain resistor is used. The tolerance and gain drift of the  $R_G$  resistor should be added to the AD8226 specifications to determine the total gain accuracy of the system. When the gain resistor is not used, gain error and gain drift are minimal.

If a gain of 5 is required and minimal gain drift is important, consider using the [AD8227](#). The AD8227 has a default gain of 5 that is set with internal resistors. Because all resistors are internal, the gain drift is extremely low (<5 ppm/°C maximum).

**REFERENCE TERMINAL**

The output voltage of the AD8226 is developed with respect to the potential on the reference terminal. This is useful when the output signal needs to be offset to a precise midsupply level. For example, a voltage source can be tied to the REF pin to level-shift the output so that the AD8226 can drive a single-supply ADC. The REF pin is protected with ESD diodes and should not exceed either +V<sub>S</sub> or -V<sub>S</sub> by more than 0.3 V.

For the best performance, source impedance to the REF terminal should be kept below 2 Ω. As shown in Figure 58, the reference terminal, REF, is at one end of a 50 kΩ resistor. Additional impedance at the REF terminal adds to this 50 kΩ resistor and results in amplification of the signal connected to the positive input. The amplification from the additional R<sub>REF</sub> can be computed by 2(50 kΩ + R<sub>REF</sub>)/(100 kΩ + R<sub>REF</sub>).

Only the positive signal path is amplified; the negative path is unaffected. This uneven amplification degrades CMRR.




Figure 59. Driving the Reference Pin

**INPUT VOLTAGE RANGE**

Figure 9 through Figure 15 and Figure 18 show the allowable common-mode input voltage ranges for various output voltages and supply voltages. The 3-op-amp architecture of the AD8226 applies gain in the first stage before removing common-mode voltage with the difference amplifier stage. Internal nodes between the first and second stages (Node 1 and Node 2 in Figure 58) experience a combination of a gained signal, a common-mode signal, and a diode drop. This combined signal can be limited by the voltage supplies even when the individual input and output signals are not limited.

For most applications, Figure 9 through Figure 15 and Figure 18 provide sufficient information to achieve a good design. For applications where a more detailed understanding is needed, Equation 1 to Equation 3 can be used to understand how the gain (G), common-mode input voltage (V<sub>CM</sub>), differential input voltage (V<sub>DIFF</sub>), and reference voltage (V<sub>REF</sub>) interact. The values for the constants, V<sub>-LIMIT</sub>, V<sub>+LIMIT</sub>, and V<sub>REF\_LIMIT</sub>, are shown in Table 8. These three formulas, along with the input and output range specifications in Table 2 and Table 3, set the operating boundaries of the part.

$$V_{CM} - \left| \frac{(V_{DIFF})(G)}{2} \right| > -V_S + V_{-LIMIT} \tag{1}$$

$$V_{CM} + \left| \frac{(V_{DIFF})(G)}{2} \right| < +V_S - V_{+LIMIT} \tag{2}$$

$$\frac{(V_{DIFF})(G)}{2} + V_{CM} + V_{REF} < +V_S - V_{REF\_LIMIT} \tag{3}$$

**Table 8. Input Voltage Range Constants for Various Temperatures**

Temperature	V <sub>-LIMIT</sub>	V <sub>+LIMIT</sub>	V <sub>REF_LIMIT</sub>
-40°C	-0.55 V	0.8 V	1.3 V
+25°C	-0.35 V	0.7 V	1.15 V
+85°C	-0.15 V	0.65 V	1.05 V
+125°C	-0.05 V	0.6 V	0.9 V

**Performance Across Temperature**

The common-mode input range shifts upward with temperature. At cold temperatures, the part requires extra headroom from the positive supply, and operation near the negative supply has more margin. Conversely, hot temperatures require less headroom from the positive supply, but are the worst-case conditions for input voltages near the negative supply.

**Recommendation for Best Performance**

A typical part functions up to the boundaries described in this section. However, for best performance, designing with a few hundred millivolts extra margin is recommended. As signals approach the boundary, internal transistors begin to saturate, which can affect frequency and linearity performance.

If the application requirements exceed the boundaries, one solution is to apply less gain with the AD8226, and then apply additional gain later in the signal chain. Another option is to use the pin-compatible AD8227.

**LAYOUT**

To ensure optimum performance of the AD8226 at the PCB level, care must be taken in the design of the board layout. The AD8226 pins are arranged in a logical manner to aid in this task.




Figure 60. Pinout Diagram

**Common-Mode Rejection Ratio Over Frequency**

Poor layout can cause some of the common-mode signals to be converted to differential signals before reaching the in-amp. Such conversions occur when one input path has a frequency response that is different from the other. To keep CMRR across frequency high, the input source impedance and capacitance of each path should be closely matched. Additional source resistance in the input path (for example, for input protection) should be placed close to the in-amp inputs, which minimizes their interaction with parasitic capacitance from the PCB traces.

Parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. If the board design has a component at the gain-setting pins (for example, a switch or jumper), the part should be chosen so that the parasitic capacitance is as small as possible.

**Power Supplies**

A stable dc voltage should be used to power the instrumentation amplifier. Note that noise on the supply pins can adversely affect performance. For more information, see the PSRR performance curves in Figure 23 and Figure 24.

A 0.1 μF capacitor should be placed as close as possible to each supply pin. As shown in Figure 61, a 10 μF tantalum capacitor can be used farther away from the part. In most cases, it can be shared by other precision integrated circuits.



Figure 61. Supply Decoupling, REF, and Output Referred to Local Ground

**References**

The output voltage of the AD8226 is developed with respect to the potential on the reference terminal. Care should be taken to tie REF to the appropriate local ground.

**INPUT BIAS CURRENT RETURN PATH**

The input bias current of the AD8226 must have a return path to ground. When the source, such as a thermocouple, cannot provide a return current path, one should be created, as shown in Figure 62.



Figure 62. Creating an IBIAS Path

07036-007

## INPUT PROTECTION

The AD8226 has very robust inputs and typically does not need additional input protection. Input voltages can be up to 40 V from the opposite supply rail. For example, with a +5 V positive supply and a -8 V negative supply, the part can safely withstand voltages from -35 V to 32 V. Unlike some other instrumentation amplifiers, the part can handle large differential input voltages even when the part is in high gain. Figure 16, Figure 17, Figure 19, and Figure 20 show the behavior of the part under overvoltage conditions.

The rest of the AD8226 terminals should be kept within the supplies. All terminals of the AD8226 are protected against ESD.

For applications where the AD8226 encounters voltages beyond the allowed limits, external current-limiting resistors and low-leakage diode clamps such as the BAV199L, the FJH1100s, or the SP720 should be used.

## RADIO FREQUENCY INTERFERENCE (RFI)

RF rectification is often a problem when amplifiers are used in applications having strong RF signals. The disturbance can appear as a small dc offset voltage. High frequency signals can be filtered with a low-pass RC network placed at the input of the instrumentation amplifier, as shown in Figure 63. The filter limits the input signal bandwidth according to the following relationship:

$$FilterFrequency_{DIFF} = \frac{1}{2\pi R(2C_D + C_C)}$$

$$FilterFrequency_{CM} = \frac{1}{2\pi RC_C}$$

where  $C_D \geq 10 C_C$ .




Figure 63. RFI Suppression

$C_D$  affects the difference signal and  $C_C$  affects the common-mode signal. Values of  $R$  and  $C_C$  should be chosen to minimize RFI. Mismatch between the  $R \times C_C$  at the positive input and the  $R \times C_C$  at the negative input degrades the CMRR of the AD8226. By using a value of  $C_D$  that is one magnitude larger than  $C_C$ , the effect of the mismatch is reduced and performance is improved.

## APPLICATIONS INFORMATION

### DIFFERENTIAL DRIVE



Figure 64. Differential Output Using an Op Amp

Figure 64 shows how to configure the AD8226 for differential output.

The differential output is set by the following equation:

$$V_{DIFF\_OUT} = V_{OUT+} - V_{OUT-} = Gain \times (V_{IN+} - V_{IN-})$$

The common-mode output is set by the following equation:

$$V_{CM\_OUT} = (V_{OUT+} + V_{OUT-})/2 = V_{BIAS}$$

The advantage of this circuit is that the dc differential accuracy depends on the AD8226, not on the op amp or the resistors. In addition, this circuit takes advantage of the precise control that the AD8226 has of its output voltage relative to the reference voltage. Although the dc performance and resistor matching of the op amp affect the dc common-mode output accuracy, such errors are likely to be rejected by the next device in the signal chain and therefore typically have little effect on overall system accuracy.

#### Tips for Best Differential Output Performance

For best ac performance, an op amp with at least a 2 MHz gain bandwidth and a 1 V/μs slew rate is recommended. Good choices for op amps are the AD8641, AD8515, and AD820.

Keep trace lengths from the resistors to the inverting terminal of the op amp as short as possible. Excessive capacitance at this node can cause the circuit to be unstable. If capacitance cannot be avoided, use lower value resistors.

For best linearity and ac performance, a minimum positive supply voltage (+V<sub>S</sub>) is required. Table 9 shows the minimum supply voltage required for optimum performance. In this mode, V<sub>CM\_MAX</sub> indicates the maximum common-mode voltage expected at the input of the AD8226.

Table 9. Minimum Positive Supply Voltage

Temperature	Equation
Less than -10°C	+V <sub>S</sub> > (V <sub>CM_MAX</sub> + V <sub>BIAS</sub> )/2 + 1.4 V
-10°C to 25°C	+V <sub>S</sub> > (V <sub>CM_MAX</sub> + V <sub>BIAS</sub> )/2 + 1.25 V
More than 25°C	+V <sub>S</sub> > (V <sub>CM_MAX</sub> + V <sub>BIAS</sub> )/2 + 1.1 V

**PRECISION STRAIN GAGE**

The low offset and high CMRR over frequency of the AD8226 make it an excellent candidate for performing bridge measurements. The bridge can be connected directly to the inputs of the amplifier (see Figure 65).



Figure 65. Precision Strain Gage

**DRIVING AN ADC**

Figure 66 shows several methods for driving an ADC. The ADuC7026 microcontroller was chosen for this example because it contains ADCs with an unbuffered, charge-sampling architecture that is typical of most modern ADCs. This type of architecture typically requires an RC buffer stage between the ADC and amplifier to work correctly.

Option 1 shows the minimum configuration required to drive a charge-sampling ADC. The capacitor provides charge to the ADC sampling capacitor while the resistor shields the AD8226 from the capacitance. To keep the AD8226 stable, the RC time constant of the resistor and capacitor needs to stay above 5 μs. This circuit is mainly useful for lower frequency signals.

Option 2 shows a circuit for driving higher speed signals. It uses a precision op amp (AD8616) with relatively high bandwidth and output drive. This amplifier can drive a resistor and capacitor with a much higher time constant and is therefore suited for higher frequency applications.

Option 3 is useful for applications where the AD8226 needs to run off a large voltage supply but drive a single-supply ADC. In normal operation, the AD8226 output stays within the ADC range, and the AD8616 simply buffers it. However, in a fault condition, the output of the AD8226 may go outside the supply range of both the AD8616 and the ADC. This is not an issue in the circuit, however, because the 10 kΩ resistor between the two amplifiers limits the current into the AD8616 to a safe level.



Figure 66. Driving an ADC



# OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 67. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters

10-072009-B



COMPLIANT TO JEDEC STANDARDS MS-012-AA  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 68. 8-Lead Standard Small Outline Package [SOIC\_N]

Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

012407-A

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
AD8226ARMZ	-40°C to +125°C	8-Lead MSOP	RM-8	Y18
AD8226ARMZ-RL	-40°C to +125°C	8-Lead MSOP, 13" Tape and Reel	RM-8	Y18
AD8226ARMZ-R7	-40°C to +125°C	8-Lead MSOP, 7" Tape and Reel	RM-8	Y18
AD8226ARZ	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8226ARZ-RL	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8226ARZ-R7	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8226BRMZ	-40°C to +125°C	8-Lead MSOP	RM-8	Y19
AD8226BRMZ-RL	-40°C to +125°C	8-Lead MSOP, 13" Tape and Reel	RM-8	Y19
AD8226BRMZ-R7	-40°C to +125°C	8-Lead MSOP, 7" Tape and Reel	RM-8	Y19
AD8226BRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8226BRZ-RL	-40°C to +125°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8226BRZ-R7	-40°C to +125°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**

**NOTES**

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## [Analog Devices Inc.:](#)

[AD8226ARMZ](#) [AD8226ARMZ-R7](#) [AD8226ARZ](#) [AD8226ARZ-R7](#) [AD8226ARMZ-RL](#) [AD8226ARZ-RL](#) [AD8226BRMZ](#)  
[AD8226BRMZ-R7](#) [AD8226BRMZ-RL](#) [AD8226BRZ](#) [AD8226BRZ-R7](#) [AD8226BRZ-RL](#)