



N-Channel Enhancement-Mode Vertical DMOS FET

Features

- ▶ Free from secondary breakdown
- ▶ Low power drive requirement
- ▶ Ease of paralleling
- ▶ Low C_{ISS} and fast switching speeds
- ▶ Excellent thermal stability
- ▶ Integral source-drain diode
- ▶ High input impedance and high gain

Applications

- ▶ Motor controls
- ▶ Converters
- ▶ Amplifiers
- ▶ Switches
- ▶ Power supply circuits
- ▶ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

General Description

This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	Package Option	BV_{DSS}/BV_{DGS} (V)	$R_{DS(ON)}$ (max) (Ω)	$V_{GS(TH)}$ (max) (V)	$I_{D(ON)}$ (min) (mA)
	TO-92				
VN4012	VN4012L-G	400	12	1.8	150

-G indicates package is RoHS compliant ('Green')




Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	$\pm 20V$
Operating and storage temperature	$-55^{\circ}C$ to $+150^{\circ}C$
Soldering temperature*	$300^{\circ}C$


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

* Distance of 1.6mm from case for 10 seconds.

Pin Configuration



Product Marking



YY = Year Sealed
 WW = Week Sealed
 _____ = "Green" Packaging

Package may or may not include the following marks: Si or

TO-92 (L)

Thermal Characteristics

Package	I_D (continuous) [†] (mA)	I_D (pulsed) (mA)	Power Dissipation @ $T_c = 25^\circ\text{C}$ (W)	θ_{jc} ($^\circ\text{C}/\text{W}$)	θ_{ja} ($^\circ\text{C}/\text{W}$)	I_{DR}^{\dagger} (mA)	I_{DRM} (mA)
TO-92	160	650	1.0	125	170	160	650

Notes:

[†] I_D (continuous) is limited by max rated T_j .


Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Sym	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	400	-	-	V	$V_{GS} = 0V, I_D = 100\mu\text{A}$
$V_{GS(th)}$	Gate threshold voltage	0.6	-	1.8	V	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
I_{GSS}	Gate body leakage	-	-	10	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero gate voltage drain current	-	-	1	μA	$V_{GS} = 0V, V_{DS} = 0.8$ Max Rating
		-	-	100		$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V, T_A = 125^\circ\text{C}$
$I_{D(ON)}$	On-state drain current	0.15	0.3	-	A	$V_{GS} = 4.5V, V_{DS} = 10V$
$R_{DS(ON)}$	Static drain-to-source on-state resistance	-	9.5	12	Ω	$V_{GS} = 4.5V, I_D = 100\text{mA}$
		-	17	30		$V_{GS} = 4.5V, I_D = 100\text{mA}, T_A = 125^\circ\text{C}$
G_{FS}	Forward transductance	125	350	-	mmho	$V_{DS} = 15V, I_D = 100\text{mA}$
C_{ISS}	Input capacitance	-	-	110	pF	$V_{GS} = 0V,$ $V_{DS} = 25V,$ $f = 1.0\text{MHz}$
C_{OSS}	Common source output capacitance	-	-	30		
C_{RSS}	Reverse transfer capacitance	-	-	10		
t_r	Rise time	-	-	20	ns	$V_{DD} = 25V,$ $I_D = 100\text{mA},$ $R_{GEN} = 25\Omega$
$t_{d(ON)}$	Turn-on delay time	-	-	20		
t_f	Fall time	-	-	65		
$t_{d(OFF)}$	Turn-off delay time	-	-	65		
V_{SD}	Diode forward voltage drop	-	-	1.2	V	$V_{GS} = 0V, I_{SD} = 160\text{mA}$


Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu\text{s}$ pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



3-Lead TO-92 Package Outline (L)



Symbol		A	b	c	D	E	E1	e	e1	L
Dimensions (inches)	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: <http://www.supertex.com>.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

[VN4012L-P013-G](#) [VN4012L-P003-G](#) [VN4012L-P002-G](#) [VN4012L-P014](#) [VN4012L-P003](#) [VN4012L-P002](#) [VN4012L-P013](#) [VN4012L](#) [VN4012L-P014-G](#) [VN4012L-G](#) [VN4012L-G P014](#) [VN4012L-G P003](#) [VN4012L-G P005](#) [VN4012L-G P002](#) [VN4012L-G P013](#)