NCP59749

3.0 A, Dual-Rail Very Low-Dropout Linear Regulator with Programmable Soft-Start

The NCP59749 is dual−rail very low dropout voltage regulator that is capable of providing an output current in excess of 3.0 A with a dropout voltage of 120 mV typ. at full load current. The devices are stable with ceramic and any other type of output capacitor ≥ 2.2 µF. This series contains adjustable output voltage version with output voltage down to 0.8 V. Internal protection features consist of built−in thermal shutdown and output current limiting protection. User−programmable Soft−Start and Power Good pins are available. The NCP59749 is available in QFN20 5x5 package.

Features

- Output Current in Excess of 3.0 A
- V_{IN} Range: 0.8 V to 5.5 V
- V_{BIAS} Range: 2.7 V to 5.5 V
- Output Voltage Range: 0.8 V to 3.6 V
- Dropout Voltage: 120 mV at 3 A
- Programmable Soft Start
- Open Drain Power Good Output
- Fast Transient Response
- Stable with Any Type of Output Capacitor ≥ 2.2 µF
- Current Limit and Thermal Shutdown Protection
- These are Pb−Free Devices

Applications

- Consumer and Industrial Equipment Point of Load Regulation
- FPGA, DSP and Logic Power Supplies
- Switching Power Supply Post Regulation


Figure 1. Typical Application Schematic

ON Semiconductor®

http://onsemi.com

QFN20
CASE 485DB

PIN CONNECTIONS

QFN20, 5x5, 0.65P

MARKING DIAGRAM

QFN20

XXXXX = Specific Device Code
A = Assembly Location
L/WL = Wafer Lot
Y/YY = Year
W/WW = Work Week
▪ = Pb-Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.

NCP59749

Figure 2. Simplified Schematic Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

Name	QFN−20	Description
IN	5−8	Unregulated input to the device.
EN	11	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
SS	15	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 200 μs.
BIAS	10	Bias input voltage for error amplifier, reference, and internal control circuits.
PG	9	Power-Good (PG) is an open-drain, active-high output that indicates the status of V_{OUT}. When V_{OUT} exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V_{OUT} is below this threshold the pin is driven to a low-impedance state. A pull-up resistor from 10 kΩ to 1 MΩ should be connected from this pin to a supply up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
FB	16	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
OUT	1, 18−20	Regulated output voltage. A small capacitor (total typical capacitance $\geq$ 2.2 μF, ceramic) is needed from this pin to ground to assure stability.
NC	2−4, 13, 14, 17	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
GND	12	Ground
PAD/TAB		Should be soldered to the ground plane for increased thermal performance

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Input Voltage Range	V_{IN}	−0.3 to +6	V
Input Voltage Range	V_{BIAS}	−0.3 to +6	V
Enable Voltage Range	V_{EN}	−0.3 to +6	V
Power-Good Voltage Range	V_{PG}	−0.3 to +6	V
PG Sink Current	I_{PG}	0 to +1.5	mA
SS Pin Voltage Range	V_{SS}	−0.3 to +6	V
Feedback Pin Voltage Range	V_{FB}	−0.3 to +6	V
Output Voltage Range	V_{OUT}	−0.3 to (V_{IN} + 0.3) $\leq$ 6	V
Maximum Output Current	I_{OUT}	Internally Limited	
Output Short Circuit Duration		Indefinite	
Continuous Total Power Dissipation	P_D	See Thermal Characteristics Table and Formula	
Maximum Junction Temperature	T_{JMAX}	+125	°C
Storage Junction Temperature Range	T_{STG}	−55 to +150	°C
ESD Capability, Human Body Model (Note 2)	ESD_{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD_{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
2. This device series incorporates ESD protection and is tested by the following methods:
    ESD Human Body Model tested per EIA/JESD22-A114
    ESD Machine Model tested per EIA/JESD22-A115
    Latch-up Current Maximum Rating tested per JEDEC standard: JESD78.

Table 3. THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, QFN20, 5x5, 0.65P package			
Thermal Resistance, Junction−to−Ambient (Note 5)	$R_{\theta JA}$	30.5	°C/W
Thermal Resistance, Junction−to−Case (bottom) (Note 6)	$R_{\theta JC}$	4.1	°C/W

3. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
4. Thermal data are derived by thermal simulations based on methodology specified in the JEDEC JESD51 series standards. The following assumptions are used in the simulations:
    − This data was generated with only a single device at the center of a high−K (2s2p) board with 3 in x 3 in copper area which follows the JEDEC51.7 guidelines.
    − The exposed pad is connected to the PCB ground layer through a 4x4 thermal via array. Vias are 0.3 mm diameter, plated.
    − Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
5. The junction−to−ambient thermal resistance under natural convection is obtained in a simulation on a high−K board, following the JEDEC51.7 guidelines with assumptions as above, in an environment described in JESD51−2a.
6. The junction−to−case (bottom) thermal resistance is obtained by simulating a cold plate test on the IC exposed pad. Test description can be found in the ANSI SEMI standard G30−88.

Table 4. RECOMMENDED OPERATING CONDITIONS (Note 7)

Rating	Symbol	Min	Max	Unit
Input Voltage	V_{IN}	$V_{OUT} + V_{DO}$	5.5	V
Bias Voltage	V_{BIAS}	2.7	5.5	V
Junction Temperature	T_J	−40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
7. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

Table 5. ELECTRICAL CHARACTERISTICS

(At V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{BIAS} = 0.1 μF, C_{SS} = 1 nF, C_{IN} = C_{OUT} = 10 μF, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, T_J = −40°C to +125°C, unless otherwise noted. Typical values are at T_J = +25°C.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IN}	Input Voltage Range		V_{OUT} +V_{DO}		5.5	V
V_{BIAS}	Bias Pin Voltage Range		2.7		5.5	V
UVLO	Undervoltage Lock-out	V_{BIAS} rising Hysteresis	1.2	1.6 0.4	1.9	V
V_{REF}	Internal Reference (Adj.)	T_J = +25°C	0.798	0.802	0.806	V
V_{OUT}	Output Voltage Range	V_{IN} = 5 V, I_{OUT} = 3.0 A	V_{REF}		3.6	V
	Accuracy (Note 1)	V_{OUT} + 2.2 V < V_{BIAS} < 5.5 V, 50 mA < I_{OUT} < 3.0 A	- 2	±0.5	+ 2	%
V_{OUT}/V_{IN}	Line Regulation	$V_{OUT\,(NOM)}$ + 0.3 < V_{IN} < 5.5 V		0.03		%/V
V_{OUT}/I_{OUT}	Load Regulation	50mA < I_{OUT} < 3.0 A		0.09		%/A
V_{DO}	V_{IN} Dropout Voltage (Note 2)	I_{OUT} = 3.0 A, V_{BIAS} - $V_{OUT\,(NOM)}$ ≥ 3.25 V (Note 3)		120	280	mV
	V_{BIAS} Dropout Voltage (Note 2)	I_{OUT} = 3.0 A, V_{IN} = V_{BIAS}		1.31	1.75	V
I_{CL}	Current Limit	V_{OUT} = 80% x $V_{OUT\,(NOM)}$	3.8	4.6	6.0	A
I_{BIAS}	Bias Pin Current			1	2	mA
I_{SHDN}	Shutdown Supply Current (I_{GND})	V_{EN} ≤ 0.4 V		1	50	μA
I_{FB}	Feedback Pin Current		- 1	0.15	1	μA
PSRR	Power-supply Rejection (V_{IN} to V_{OUT})	1 kHz, I_{OUT} = 1.5 A, V_{IN} = 1.8 V, V_{OUT} = 1.5 V		60		dB
		300 kHz, I_{OUT} = 1.5 A, V_{IN} = 1.8 V, V_{OUT} = 1.5 V		30		
	Power-supply Rejection (V_{BIAS} to V_{OUT})	1 kHz, I_{OUT} = 1.5 A, V_{IN} = 1.8 V, V_{OUT} = 1.5 V		50		dB
		300 kHz, I_{OUT} = 1.5 A, V_{IN} = 1.8 V, V_{OUT} = 1.5 V		30		
Noise	Output Noise Voltage	100 Hz to 100 kHz, I_{OUT} = 3 A		25 x V_{OUT}		μV_{RMS}
t_{STRT}	Minimum Startup Time	R_{LOAD} for I_{OUT} = 1.0 A, C_{SS} = open		200		μs
I_{SS}	Soft-start Charging Current	V_{SS} = 0.4 V		0.44		μA
$V_{EN,\,HI}$	Enable Input High Level		1.1		5.5	V
$V_{EN,\,LO}$	Enable Input Low Level		0		0.4	V
$V_{EN,\,HYS}$	Enable Pin Hysteresis			50		mV
$V_{EN,\,DG}$	Enable Pin Deglitch Time			20		μs
I_{EN}	Enable Pin Current	V_{EN} = 5 V		0.1	1	μA
V_{IT}	PG Trip Threshold	V_{OUT} decreasing	85	90	94	%V_{OUT}
V_{HYS}	PG Trip Hysteresis			3		%V_{OUT}
$V_{PG,\,LO}$	PG Output Low Voltage	I_{PG} = 1 mA (Sinking), V_{OUT} < V_{IT}			0.3	V
$I_{PG,\,LKG}$	PG Leakage Current	V_{PG} = 5.25 V, V_{OUT} > V_{IT}		0.1	1	μA
TSD	Thermal Shutdown Temperature	Shutdown, temperature increasing Reset, temperature decreasing		+165 +140		°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. Adjustable devices tested at V_{REF}; external resistor tolerance is not taken into account.
2. Dropout is defined as the voltage from the input to V_{OUT} when V_{OUT} is 3% below nominal.
3. 3.25 V is a test condition of this device and can be adjusted by referring to Figure 8.

TYPICAL CHARACTERISTICS

At T_J = +25°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 5 V, I_{OUT} = 50 mA, V_{EN} = V_{IN},
C_{IN} = 1 μF, C_{BIAS} = 4.7 μF, and C_{OUT} = 10 μF, unless otherwise noted.

Figure 3. V_{IN} Line Regulation

**Figure 4. V_{BIAS} Line Regulation**

Figure 5. Load Regulation

Figure 6. Load Regulation

Figure 7. V_{IN} Dropout Voltage vs. I_{OUT} and Temperature T_J

Figure 8. V_{IN} Dropout Voltage vs. (V_{BIAS} – V_{OUT}) and Temperature T_J

TYPICAL CHARACTERISTICS

At T_J = +25°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 5 V, I_{OUT} = 50 mA, V_{EN} = V_{IN},
C_{IN} = 1 μF, C_{BIAS} = 4.7 μF, and C_{OUT} = 10 μF, unless otherwise noted.

Figure 9. V_{IN} Dropout Voltage vs. (V_{BIAS} – V_{OUT}) and Temperature T_J

Figure 10. V_{BIAS} Dropout Voltage vs. I_{OUT} and Temperature T_J

Figure 11. BIAS Pin Current vs. I_{OUT} and Temperature T_J

Figure 12. BIAS Pin Current vs. V_{BIAS} and Temperature T_J

Figure 13. Soft Start Charging Current I_{SS} vs. Temperature T_J

Figure 14. L–level PG Voltage vs. Current

NCP59749

TYPICAL CHARACTERISTICS

At T_J = +25°C, V_{IN} = $V_{OUT(TYP)}$ + 0.3 V, V_{BIAS} = 5 V, I_{OUT} = 50 mA, V_{EN} = V_{IN}, C_{IN} = 1 μF, C_{BIAS} = 4.7 μF, and C_{OUT} = 10 μF, unless otherwise noted.

Figure 15. Current Limit vs. (V_{BIAS} − V_{OUT})

APPLICATIONS INFORMATION

The NCP59749 dual−rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal controll circuitry is powered from the V_{BIAS} voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike a PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

The NCP59749 offers programmable smooth monotonic start-up. The controlled voltage rising limits the inrush current what is advantageous in applications with large capacitive loads. The Voltage Controlled Soft Start timing is programmable by external Css capacitor value.

The Enable (EN) input is equipped with internal hysteresis and deglitch filter.

Open Drain type Power Good (PG) output is available for Vout monitoring and sequencing of other devices.

NCP59749 is a Adjustable linear regulator. The required Output voltage can be adjusted by two external resistors. Typical application schematics is shown in Figure 16.


$$V_{OUT} = 0.8 \times \left(1 + R_1/R_2\right)$$

Figure 16. Typical Application Schematics

Dropout Voltage

Because of two power supply inputs V_{IN} and V_{BIAS} and one V_{OUT} regulator output, there are two Dropout voltages specified.

The first, the V_{IN} Dropout voltage is the voltage difference ($V_{IN} - V_{OUT}$) when V_{OUT} starts to decrease by percents specified in the Electrical Characteristics table. V_{BIAS} is high enough, specific value is published in the Electrical Characteristics table.

The second, V_{BIAS} dropout voltage is the voltage difference ($V_{BIAS} - V_{OUT}$) when V_{IN} and V_{BIAS} pins are joined together and V_{OUT} starts to decrease.

Input and Output Capacitors

The device is designed to be stable for all available types and values of output capacitors $\geq 2.2\ \mu F$. The device is also stable with multiple capacitors in parallel, which can be of any type or value.

In applications where no low input supplies impedance available (PCB inductance in V_{IN} and/or V_{BIAS} inputs as example), the recommended C_{IN} and C_{BIAS} value is 1 µF or greater. Ceramic or other low ESR capacitors are recommended**.** For the best performance all the capacitors should be connected to the NCP59749 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

Enable Operation

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to V_{IN} or V_{BIAS}.

Output Noise

When the NCP59749 device reaches the end of the Soft−Start cycle, the Soft Start capacitor is switched to serve as a Noise filtering capacitor.

Output Voltage Adjust

The output voltage can be adjusted from 0.8 V to 3.6 V using resistors divider between the output and the FB input. Recommended resistor values for frequently used voltages can be found in the Table 6.

Programmable Soft−Start

The Soft-Start ramp time depends on the Soft Start charging current I_{SS}, Soft-Start capacitor value C_{SS} and internal reference voltage V_{REF}.

The Soft −Start time can be calculated using following equations:

$t_{ss} = C_{SS} \times (V_{REF} / I_{SS})$ [s, F,V,A]

or in more practical units

$t_{SS} = C_{SS} \times 0.8V / 0.44 = C_{SS} \times 1.82$

where

t_{ss} = Soft−Start time in miliseconds

C_{SS} = Soft−Start capacitor value in nano Farads

Capacitor values for frequently used Soft-Start times can be found in the Table 7.

The maximal recommended value of C_{SS} capacitor is 15 nF. For higher C_{SS} values the capacitor full discharging before new Soft-Start cycle is not guaranteed.

Current Limitation

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

Thermal Protection

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated , the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Table 6. RESISTOR VALUES FOR PROGRAMMING THE OUTPUT VOLTAGE

V_{OUT} (V)	R_1 (kΩ)	R_2 (kΩ)
0.8	Short	Open
0.9	0.619	4.99
1.0	1.13	4.53
1.05	1.37	4.33
1.1	1.87	4.99
1.2	2.49	4.99
1.5	4.12	4.75
1.8	3.57	2.87
2.5	3.57	1.69
3.3	3.57	1.15

NOTE: $V_{OUT} = 0.8 \times (1 + R_1/R_2)$
Resistors in the table are standard 1% types

Table 7. CAPACITOR VALUES FOR PROGRAMMING THE SOFT−START TIME

Soft−Start Time	C_{SS}
0.2 ms	Open
0.5 ms	270 pF
1 ms	560 pF
5 ms	2.7 nF
10 ms	5.6 nF
18 ms	10 nF

Table 8. ORDERING INFORMATION

Device	Output Current	Output Voltage	Junction Temp. Range	Package	Shipping
NCP59749MN2ADJTBG	3.0 A	ADJ	−40°C to +125°C	QFN20	3000 / Tape & Reel

NCP59749

PACKAGE DIMENSIONS

QFN20 5x5, 0.65P
CASE 485DB
ISSUE O

TOP VIEW

0.15 C
0.15 C

SIDE VIEW
0.10 C
0.08 C
NOTE 4
DETAIL B
NOTE 5
(A3)
A1
A
SEATING PLANE
C

BOTTOM VIEW
DETAIL A
D2
6
20X L
11
0.10 (M) C A B
E2
1
16
e
20X b
0.10 (M) C A B
0.05 (M) C NOTE 3
0.10 (M) C A B

DETAIL A
ALTERNATE TERMINAL CONSTRUCTIONS
L   L
L1

DETAIL B
ALTERNATE CONSTRUCTION

NOTES:
1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. OPTIONAL FEATURES.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	---	0.05
A3	0.20 REF	
b	0.25	0.35
D	5.00 BSC	
D2	3.05	3.25
E	5.00 BSC	
E2	3.05	3.25
e	0.65 BSC	
L	0.45	0.65
L1	---	0.15

RECOMMENDED SOLDERING FOOTPRINT*

5.30
3.30
20X 0.78
3.30
5.30
PACKAGE OUTLINE
0.65 PITCH
20X 0.40
DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NCP59749/D

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#):
  [NCP59749MN2ADJTBG](#)