

## Double channel high side driver for automotive applications

### Features

|                                   |            |                          |
|-----------------------------------|------------|--------------------------|
| Max supply voltage                | $V_{CC}$   | 41V                      |
| Operating voltage range           | $V_{CC}$   | 4.5 to 28V               |
| Max On-State resistance (per ch.) | $R_{ON}$   | 50 m $\Omega$            |
| Current limitation (typ)          | $I_{LIMH}$ | 27 A                     |
| Off-state supply current          | $I_S$      | 2 $\mu$ A <sup>(1)</sup> |

1. Typical value with all loads connected.

- General
  - Inrush current active management by power limitation
  - Very low standby current
  - 3.0V CMOS compatible inputs
  - Optimized electromagnetic emissions
  - Very low electromagnetic susceptibility
  - In compliance with the 2002/95/EC european directive
- Diagnostic functions
  - Open Drain status output
  - On-state open-load detection
  - Off-state open-load detection
  - Output short to Vcc detection
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients
  - Protection against loss of ground and loss of  $V_{CC}$
  - Over temperature shutdown with auto restart (thermal shutdown)
  - Reverse battery protected (see [Figure 32](#))
  - Electrostatic discharge protection



### Applications

- All types of resistive, inductive and capacitive loads

### Description

The VND5E050J-E and VND5E050K-E are double channel high-side drivers manufactured in the ST proprietary VIPower M0-5 technology and housed in the tiny PowerSSO-12 and PowerSSO-24 packages.

The VND5E050J-E and VND5E050K-E are designed to drive automotive grounded loads delivering protection, diagnostics and easy 3V and 5V CMOS-compatible interface with any microcontroller.

The devices integrate advanced protective functions such as load current limitation, inrush and overload active management by power limitation, over temperature shut-off with auto-restart and over-voltage active clamp.

A dedicated active low digital status pin is associated with every output channel in order to provide *Enhanced* diagnostic functions including fast detection of overload and short-circuit to ground, over temperature indication, short-circuit to  $V_{CC}$  diagnosis and on & off-state open-load detection.

The diagnostic feedback of the whole device can be disabled by pulling the STAT\_DIS pin up, thus allowing wired-ORing with other similar devices.

# Contents

|          |   |           |
|----------|---|-----------|
| <b>1</b> | <b>Block diagram and pin description</b>            | <b>5</b>  |
| <b>2</b> | <b>Electrical specifications</b>                    | <b>7</b>  |
| 2.1      | Absolute maximum ratings                            | 7         |
| 2.2      | Thermal data  | 8         |
| 2.3      | Electrical characteristics                          | 9         |
| 2.4      | Waveforms   | 15        |
| 2.5      | Electrical characteristics curves                   | 19        |
| <b>3</b> | <b>Application information</b>                      | <b>22</b> |
| 3.1      | GND protection network against reverse battery      | 22        |
| 3.1.1    | Solution 1: resistor in the ground line (RGND only) | 22        |
| 3.1.2    | Solution 2: diode (DGND) in the ground line         | 23        |
| 3.2      | Load dump protection                                | 23        |
| 3.3      | MCU I/Os protection                                 | 23        |
| 3.4      | Open-load detection in off-state                    | 24        |
| 3.5      | Maximum demagnetization energy (VCC = 13.5V)        | 25        |
| <b>4</b> | <b>Package and PCB thermal data</b>                 | <b>26</b> |
| 4.1      | PowerSSO-12 thermal data                            | 26        |
| 4.2      | PowerSSO-24 thermal data                            | 29        |
| <b>5</b> | <b>Package and packing information</b>              | <b>32</b> |
| 5.1      | ECOPACK <sup>®</sup> packages                       | 32        |
| 5.2      | PowerSSO-12 package information                     | 32        |
| 5.3      | PowerSSO-24 package information                     | 34        |
| 5.4      | PowerSSO-12 packing information                     | 36        |
| 5.5      | PowerSSO-24 packing information                     | 37        |
| <b>6</b> | <b>Order codes</b>                                  | <b>38</b> |
| <b>7</b> | <b>Revision history</b>                             | <b>39</b> |

## List of tables

|           |   |    |
|-----------|---|----|
| Table 1.  | Pin function . . . . .  | 5  |
| Table 2.  | Suggested connections for unused and not connected pins . . . . . | 6  |
| Table 3.  | Absolute maximum ratings . . . . .                                | 7  |
| Table 4.  | Thermal data . . . . .  | 8  |
| Table 5.  | Power section . . . . .   | 9  |
| Table 6.  | Switching ( $V_{CC} = 13V$ ; $T_j = 25^{\circ}C$ ) . . . . .      | 9  |
| Table 7.  | Status pin ( $V_{SD}=0V$ ) . . . . .                              | 10 |
| Table 8.  | Protections . . . . .   | 10 |
| Table 9.  | Openload detection ( $8V < V_{CC} < 18V$ ) . . . . .              | 10 |
| Table 10. | Logic input . . . . .   | 11 |
| Table 11. | Truth table. . . . .  | 13 |
| Table 12. | Electrical transient requirements (part 1/3). . . . .             | 14 |
| Table 13. | Electrical transient requirements (part 2/3). . . . .             | 14 |
| Table 14. | Electrical transient requirements (part 3/3). . . . .             | 14 |
| Table 15. | PowerSSO-12 thermal parameters. . . . .                           | 28 |
| Table 16. | PowerSSO-24 thermal parameters. . . . .                           | 31 |
| Table 17. | PowerSSO-12 mechanical data . . . . .                             | 33 |
| Table 18. | PowerSSO-24™ mechanical data . . . . .                            | 35 |
| Table 20. | Document revision history . . . . .                               | 39 |

## List of figures

|            |   |    |
|------------|---|----|
| Figure 1.  | Block diagram . . . . .   | 5  |
| Figure 2.  | Configuration diagram (top view) . . . . .  | 6  |
| Figure 3.  | Current and voltage conventions . . . . .   | 7  |
| Figure 4.  | Status timings . . . . .  | 12 |
| Figure 5.  | Output voltage drop limitation . . . . .  | 12 |
| Figure 6.  | Switching characteristics . . . . .   | 13 |
| Figure 7.  | Normal operation . . . . .  | 15 |
| Figure 8.  | Undervoltage shutdown . . . . .   | 15 |
| Figure 9.  | Overload or Short to GND . . . . .  | 16 |
| Figure 10. | Intermittent Overload . . . . .   | 16 |
| Figure 11. | Open-load with external pull-up . . . . .   | 17 |
| Figure 12. | Open-load without external pull-up . . . . .  | 17 |
| Figure 13. | Short to $V_{CC}$ . . . . .   | 18 |
| Figure 14. | $T_J$ evolution in overload or short to GND . . . . .                                       | 18 |
| Figure 15. | Off-state output current . . . . .  | 19 |
| Figure 16. | High level input current . . . . .  | 19 |
| Figure 17. | Input clamp voltage . . . . .   | 19 |
| Figure 18. | Input high level . . . . .  | 19 |
| Figure 19. | Input low level . . . . .   | 19 |
| Figure 20. | Low level STAT_DIS current . . . . .  | 19 |
| Figure 21. | On-state resistance vs $T_{case}$ . . . . .   | 20 |
| Figure 22. | High level STAT_DIS current . . . . .   | 20 |
| Figure 23. | On-state resistance vs $V_{CC}$ . . . . .   | 20 |
| Figure 24. | Low level input current . . . . .   | 20 |
| Figure 25. | $I_{LIM}$ vs $T_{case}$ . . . . .   | 20 |
| Figure 26. | Turn-On voltage slope . . . . .   | 20 |
| Figure 27. | Undervoltage shutdown . . . . .   | 21 |
| Figure 28. | Turn-Off voltage slope . . . . .  | 21 |
| Figure 29. | STAT_DIS clamp voltage . . . . .  | 21 |
| Figure 30. | High level STAT_DIS voltage . . . . .   | 21 |
| Figure 31. | Low level STAT_DIS voltage . . . . .  | 21 |
| Figure 32. | Application schematic . . . . .   | 22 |
| Figure 33. | Open-load detection in off-state . . . . .  | 24 |
| Figure 34. | Maximum turn-off current versus inductance (for each channel) . . . . .                     | 25 |
| Figure 35. | PowerSSO-12 PC board . . . . .  | 26 |
| Figure 36. | $R_{thj-amb}$ Vs. PCB copper area in open box free air condition (one channel on) . . . . . | 26 |
| Figure 37. | PowerSSO-12 thermal impedance junction ambient single pulse (one channel on) . . . . .      | 27 |
| Figure 38. | Thermal fitting model of a double channel HSD in PowerSSO-12 . . . . .                      | 27 |
| Figure 39. | PowerSSO-24 PC board . . . . .  | 29 |
| Figure 40. | $R_{thj-amb}$ Vs. PCB copper area in open box free air condition (one channel on) . . . . . | 29 |
| Figure 41. | PowerSSO-24 thermal impedance junction ambient single pulse (one channel on) . . . . .      | 30 |
| Figure 42. | Thermal fitting model of a double channel HSD in PowerSSO-24 . . . . .                      | 30 |
| Figure 43. | PowerSSO-12 package dimensions . . . . .  | 32 |
| Figure 44. | PowerSSO-24 package dimensions . . . . .  | 34 |
| Figure 45. | PowerSSO-12 tube shipment (no suffix) . . . . .   | 36 |
| Figure 46. | PowerSSO-12 tape and reel shipment (suffix "TR") . . . . .                                  | 36 |
| Figure 47. | PowerSSO-24 tube shipment (no suffix) . . . . .   | 37 |
| Figure 48. | PowerSSO-24 tape and reel shipment (suffix "TR") . . . . .                                  | 37 |

# 1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

| Name            | Function   |
|-----------------|--|
| V <sub>CC</sub> | Battery connection.  |
| OUTPUTn         | Power output.  |
| GND             | Ground connection. Must be reverse battery protected by an external diode/resistor network.  |
| INPUTn          | Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state. |
| STATUSn         | Open drain digital diagnostic pin.   |
| STAT_DIS        | Active high CMOS compatible pin, to disable the STATUS pin.                                  |

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

| Connection / pin | Status      | N.C. | Output      | Input                 | STAT_DIS              |
|------------------|-------------|------|-------------|-----------------------|-----------------------|
| Floating         | X           | X    | X           | X                     | X                     |
| To ground        | Not allowed | X    | Not allowed | Through 10KΩ resistor | Through 10KΩ resistor |

## 2 Electrical specifications

Figure 3. Current and voltage conventions



Note:  $V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

| Symbol                | Parameter  | Value              | Unit |
|-----------------------|--|--------------------|------|
| V <sub>CC</sub>       | DC supply voltage  | 41                 | V    |
| - V <sub>CC</sub>     | Reverse DC supply voltage  | 0.3                | V    |
| - I <sub>GND</sub>    | DC reverse ground pin current  | 200                | mA   |
| I <sub>OUT</sub>      | DC output current  | Internally limited | A    |
| - I <sub>OUT</sub>    | Reverse DC output current  | 15                 | A    |
| I <sub>IN</sub>       | DC input current   | +10 / -1           | mA   |
| I <sub>STAT</sub>     | DC status current  | +10 / -1           | mA   |
| I <sub>STAT_DIS</sub> | DC status disable current  | +10 / -1           | mA   |
| E <sub>MAX</sub>      | Maximum switching energy<br>(L=3 mH; R <sub>L</sub> =0Ω; V <sub>bat</sub> =13.5V; T <sub>jstart</sub> =150°C; I <sub>OUT</sub> = I <sub>limL</sub> (Typ.)) | 104                | mJ   |

**Table 3. Absolute maximum ratings (continued)**

| Symbol           | Parameter   | Value       | Unit |
|------------------|---|-------------|------|
| V <sub>ESD</sub> | Electrostatic discharge<br>(Human Body Model: R=1.5KΩ; C=100pF) |             |      |
|                  | – Input   | 4000        | V    |
|                  | – Status  | 4000        | V    |
|                  | – STAT_DIS  | 4000        | V    |
|                  | – Output  | 5000        | V    |
|                  | – V <sub>CC</sub>   | 5000        | V    |
| V <sub>ESD</sub> | Charge device model (CDM-AEC-Q100-011)                          | 750         | V    |
| T <sub>j</sub>   | Junction operating temperature                                  | -40 to 150  | °C   |
| T <sub>stg</sub> | Storage temperature   | - 55 to 150 | °C   |

## 2.2 Thermal data

**Table 4. Thermal data**

| Symbol                | Parameter  | Value                         |                               | Unit |
|-----------------------|--|-------------------------------|-------------------------------|------|
|                       |  | PowerSSO-12                   | PowerSSO-24                   |      |
| R <sub>thj-case</sub> | Thermal resistance junction-case (max.)<br>(with one channel ON) | 2.8                           | 2.8                           | °C/W |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient<br>(max.)                    | See <a href="#">Figure 36</a> | See <a href="#">Figure 40</a> | °C/W |



## 2.3 Electrical characteristics

Values specified in this section are for  $8\text{ V} < V_{CC} < 28\text{ V}$ ;  $-40\text{ }^{\circ}\text{C} < T_j < 150\text{ }^{\circ}\text{C}$ , unless otherwise stated.

**Table 5. Power section**

| Symbol        | Parameter                                      | Test conditions  | Min.   | Typ.                  | Max.                  | Unit   |
|---------------|--|--|--------|-----------------------|-----------------------|--|
| $V_{CC}$      | Operating supply voltage                       |  | 4.5    | 13                    | 28                    | V  |
| $V_{USD}$     | Undervoltage shutdown                          |  |        | 3.5                   | 4.5                   | V  |
| $V_{USDhyst}$ | Undervoltage shutdown hysteresis               |  |        | 0.5                   |                       | V  |
| $R_{ON}$      | On-state resistance <sup>(2)</sup>             | $I_{OUT}=2\text{A}$ ; $T_j=25^{\circ}\text{C}$<br>$I_{OUT}=2\text{A}$ ; $T_j=150^{\circ}\text{C}$<br>$I_{OUT}=2\text{A}$ ; $V_{CC}=5\text{V}$ ; $T_j=25^{\circ}\text{C}$ |        |                       | 50<br>100<br>65       | $\text{m}\Omega$<br>$\text{m}\Omega$<br>$\text{m}\Omega$ |
| $V_{clamp}$   | Clamp voltage                                  | $I_S=20\text{mA}$  | 41     | 46                    | 52                    | V  |
| $I_S$         | Supply current                                 | Off-state; $V_{CC}=13\text{V}$ ; $T_j=25^{\circ}\text{C}$ ;<br>$V_{IN}=V_{OUT}=0\text{V}$<br>On-state; $V_{CC}=13\text{V}$ ; $V_{IN}=5\text{V}$ ;<br>$I_{OUT}=0\text{A}$ |        | 2 <sup>(1)</sup><br>3 | 5 <sup>(1)</sup><br>6 | $\mu\text{A}$<br>mA                                      |
| $I_{L(off1)}$ | Off-state output current <sup>(2)</sup>        | $V_{IN}=V_{OUT}=0\text{V}$ ; $V_{CC}=13\text{V}$ ;<br>$T_j=25^{\circ}\text{C}$<br>$V_{IN}=V_{OUT}=0\text{V}$ ; $V_{CC}=13\text{V}$ ;<br>$T_j=125^{\circ}\text{C}$        | 0<br>0 | 0.01                  | 3<br>5                | $\mu\text{A}$  |
| $V_F$         | Output - $V_{CC}$ diode voltage <sup>(2)</sup> | $-I_{OUT}=2\text{A}$ ; $T_j=150^{\circ}\text{C}$   |        |                       | 0.7                   | V  |

1. PowerMOS leakage included.

2. For each channel.

**Table 6. Switching ( $V_{CC} = 13\text{V}$ ;  $T_j = 25^{\circ}\text{C}$ )**

| Symbol                | Parameter                                 | Test conditions                                   | Min. | Typ.                          | Max. | Unit                   |
|-----------------------|---|---|------|-------------------------------|------|------------------------|
| $t_{d(on)}$           | Turn- On delay time                       | $R_L = 6.5\Omega$ (see <a href="#">Figure 6</a> ) |      | 20                            |      | $\mu\text{s}$          |
| $t_{d(off)}$          | Turn- Off delay time                      | $R_L = 6.5\Omega$ (see <a href="#">Figure 6</a> ) |      | 40                            |      | $\mu\text{s}$          |
| $dV_{OUT}/dt_{(on)}$  | Turn- On voltage slope                    | $R_L = 6.5\Omega$                                 |      | See <a href="#">Figure 26</a> |      | $\text{V}/\mu\text{s}$ |
| $dV_{OUT}/dt_{(off)}$ | Turn- Off voltage slope                   | $R_L = 6.5\Omega$                                 |      | See <a href="#">Figure 28</a> |      | $\text{V}/\mu\text{s}$ |
| $W_{ON}$              | Switching energy losses during $t_{won}$  | $R_L = 6.5\Omega$ (see <a href="#">Figure 6</a> ) |      | 0.21                          |      | mJ                     |
| $W_{OFF}$             | Switching energy losses during $t_{woff}$ | $R_L = 6.5\Omega$ (see <a href="#">Figure 6</a> ) |      | 0.28                          |      | mJ                     |

Table 7. Status pin ( $V_{SD}=0V$ )

| Symbol      | Parameter                    | Test conditions                                      | Min. | Typ. | Max. | Unit    |
|-------------|------------------------------|--|------|------|------|---------|
| $V_{STAT}$  | Status low output voltage    | $I_{STAT}=1.6\text{ mA}$ , $V_{SD}=0V$               |      |      | 0.5  | V       |
| $I_{LSTAT}$ | Status leakage current       | Normal Operation or $V_{SD}=5V$ ,<br>$V_{STAT} = 5V$ |      |      | 10   | $\mu A$ |
| $C_{STAT}$  | Status pin input capacitance | Normal Operation or $V_{SD}=5V$ ,<br>$V_{STAT} = 5V$ |      |      | 100  | pF      |
| $V_{SCL}$   | Status clamp voltage         | $I_{STAT} = 1\text{mA}$<br>$I_{STAT} = -1\text{mA}$  | 5.5  | -0.7 | 7    | V<br>V  |

Table 8. Protections <sup>(1)</sup>

| Symbol      | Parameter                                    | Test conditions   | Min.         | Typ.         | Max.        | Unit        |
|-------------|--|---|--------------|--------------|-------------|-------------|
| $I_{limH}$  | DC short circuit current                     | $V_{CC}=13V; 5V < V_{CC} < 28V$   | 19           | 27           | 38<br>38    | A<br>A      |
| $I_{limL}$  | Short circuit current during thermal cycling | $V_{CC}=13V$<br>$T_R < T_j < T_{TSD}$   |              | 7            |             | A           |
| $T_{TSD}$   | Shutdown temperature                         |   | 150          | 175          | 200         | $^{\circ}C$ |
| $T_R$       | Reset temperature                            |   | $T_{RS} + 1$ | $T_{RS} + 5$ |             | $^{\circ}C$ |
| $T_{RS}$    | Thermal reset of STATUS                      |   | 135          |              |             | $^{\circ}C$ |
| $T_{HYST}$  | Thermal hysteresis ( $T_{TSD}-T_R$ )         |   |              | 7            |             | $^{\circ}C$ |
| $t_{SDL}$   | Status delay in overload conditions          | $T_j > T_{TSD}$ (see <a href="#">Figure 4</a> )   |              |              | 20          | $\mu s$     |
| $V_{DEMAG}$ | Turn-off output voltage clamp                | $I_{OUT}=2A$ ; $V_{IN}=0$ ; $L=6\text{mH}$  | $V_{CC}-41$  | $V_{CC}-46$  | $V_{CC}-52$ | V           |
| $V_{ON}$    | Output voltage drop limitation               | $I_{OUT}=0.1A$ ;<br>$T_j = -40^{\circ}C \dots +150^{\circ}C$<br>(see <a href="#">Figure 5</a> ) |              | 25           |             | mV          |

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Openload detection ( $8V < V_{CC} < 18V$ )

| Symbol        | Parameter                             | Test conditions  | Min. | Typ. | Max. | Unit    |
|---------------|---------------------------------------|--|------|------|------|---------|
| $I_{OL}$      | Openload on-state detection threshold | $V_{IN} = 5V$ ;  | 10   |      | 70   | mA      |
| $t_{DOL(on)}$ | Openload on-state detection delay     | $I_{OUT} = 0A$ , $V_{CC}=13V$<br>(see <a href="#">Figure 4</a> ) |      |      | 200  | $\mu s$ |

**Table 9. Openload detection ( $8V < V_{CC} < 18V$ ) (continued)**

| Symbol        | Parameter  | Test conditions  | Min. | Typ. | Max.      | Unit    |
|---------------|--|--|------|------|-----------|---------|
| $t_{POL}$     | Delay between input falling edge and status rising edge in open-load condition | $I_{OUT} = 0A$ (see <a href="#">Figure 4</a> )   | 200  | 500  | 1200      | $\mu s$ |
| $V_{OL}$      | Openload off-state voltage detection threshold                                 | $V_{IN} = 0V$ ;  | 2    |      | 4         | V       |
| $t_{DSTKON}$  | Output short circuit to $V_{CC}$ detection delay at turn-off                   | See <a href="#">Figure 4</a>   | 180  |      | $t_{POL}$ | $\mu s$ |
| $I_{L(off2)}$ | Off-state output current <sup>(1)</sup>  | $V_{IN} = 0V$ ; $V_{OUT} = 4V$<br>(see <a href="#">Section 3.4: Open-load detection in off-state</a> ) | -75  |      | 0         | $\mu A$ |
| $td_{vol}$    | Delay response from output rising edge to status falling edge in open-load     | $V_{IN} = 0V$ ; $V_{OUT} = 4V$   |      |      | 20        | $\mu s$ |

1. For each channel.

**Table 10. Logic input**

| Symbol         | Parameter                   | Test conditions                   | Min. | Typ. | Max. | Unit    |
|----------------|-----------------------------|-----------------------------------|------|------|------|---------|
| $V_{IL}$       | Input low level             |                                   |      |      | 0.9  | V       |
| $I_{IL}$       | Low level input current     | $V_{IN} = 0.9V$                   | 1    |      |      | $\mu A$ |
| $V_{IH}$       | Input high level            |                                   | 2.1  |      |      | V       |
| $I_{IH}$       | High level input current    | $V_{IN} = 2.1V$                   |      |      | 10   | $\mu A$ |
| $V_{I(hyst)}$  | Input hysteresis voltage    |                                   | 0.25 |      |      | V       |
| $V_{ICL}$      | Input clamp voltage         | $I_{IN} = 1mA$<br>$I_{IN} = -1mA$ | 5.5  | -0.7 | 7    | V<br>V  |
| $V_{SDL}$      | STAT_DIS low level voltage  |                                   |      |      | 0.9  | V       |
| $I_{SDL}$      | Low level STAT_DIS current  | $V_{SD} = 0.9V$                   | 1    |      |      | $\mu A$ |
| $V_{SDH}$      | STAT_DIS high level voltage |                                   | 2.1  |      |      | V       |
| $I_{SDH}$      | High level STAT_DIS current | $V_{SD} = 2.1V$                   |      |      | 10   | $\mu A$ |
| $V_{SD(hyst)}$ | STAT_DIS hysteresis voltage |                                   | 0.25 |      |      | V       |
| $V_{SDCL}$     | STAT_DIS clamp voltage      | $I_{SD} = 1mA$<br>$I_{SD} = -1mA$ | 5.5  | -0.7 | 7    | V<br>V  |

Figure 4. Status timings




Figure 5. Output voltage drop limitation




Figure 6. Switching characteristics




Table 11. Truth table

| Conditions                        | Input | Output                        | Sense ( $V_{CSD}=0V$ ) <sup>(1)</sup> |
|-----------------------------------|-------|-------------------------------|---------------------------------------|
| Normal operation                  | L     | L                             | H                                     |
|                                   | H     | H                             | H                                     |
| Over temperature                  | L     | L                             | H                                     |
|                                   | H     | L                             | L                                     |
| Undervoltage                      | L     | L                             | X                                     |
|                                   | H     | L                             | X                                     |
| Overload and short circuit to GND | H     | X<br>(no power limitation)    | H                                     |
|                                   | H     | Cycling<br>(power limitation) | L                                     |
| Output voltage > $V_{OL}$         | L     | H                             | L <sup>(2)</sup>                      |
|                                   | H     | H                             | H                                     |
| Output current < $I_{OL}$         | L     | L                             | H <sup>(3)</sup>                      |
|                                   | H     | H                             | L                                     |

1. If the  $V_{CSD}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

2. The STATUS pin is low with a delay equal to  $t_{DSTKON}$  after INPUT falling edge.

3. The STATUS pin becomes high with a delay equal to  $t_{POL}$  after INPUT falling edge.

**Table 12. Electrical transient requirements (part 1/3)**

| ISO 7637-2:<br>2004(E)<br>test pulse | Test levels |       | Number of pulses or test times | Burst cycle/pulse repetition time |        | Delays and Impedance |
|--------------------------------------|-------------|-------|--------------------------------|-----------------------------------|--------|----------------------|
|                                      | III         | IV    |                                |                                   |        |                      |
| 1                                    | -75V        | -100V | 5000 pulses                    | 0.5 s                             | 5 s    | 2 ms, 10 Ω           |
| 2a                                   | +37V        | +50V  | 5000 pulses                    | 0.2 s                             | 5 s    | 50 μs, 2 Ω           |
| 3a                                   | -100V       | -150V | 1h                             | 90 ms                             | 100 ms | 0.1 μs, 50 Ω         |
| 3b                                   | +75V        | +100V | 1h                             | 90 ms                             | 100 ms | 0.1 μs, 50 Ω         |
| 4                                    | -6V         | -7V   | 1 pulse                        |                                   |        | 100 ms, 0.01 Ω       |
| 5b <sup>(1)</sup>                    | +65V        | +87V  | 1 pulse                        |                                   |        | 400 ms, 2 Ω          |

1. Valid in case of external load dump clamp: 40V maximum referred to ground.

**Table 13. Electrical transient requirements (part 2/3)**

| ISO 7637-2:<br>2004(E)<br>test pulse | Test level results <sup>(1)</sup> |    |
|--------------------------------------|-----------------------------------|----|
|                                      | III                               | IV |
| 1                                    | C                                 | C  |
| 2a                                   | C                                 | C  |
| 3a                                   | C                                 | C  |
| 3b                                   | C                                 | C  |
| 4                                    | C                                 | C  |
| 5b <sup>(2)</sup>                    | C                                 | C  |

1. The above test levels must be considered referred to Vcc = 13.5V except for pulse 5b.

2. Valid in case of external load dump clamp: 40V maximum referred to ground.

**Table 14. Electrical transient requirements (part 3/3)**

| Class | Contents   |
|-------|--|
| C     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

## 2.4 Waveforms

Figure 7. Normal operation




Figure 8. Undervoltage shutdown




Figure 9. Overload or Short to GND



Figure 10. Intermittent Overload






Figure 11. Open-load with external pull-up




Figure 12. Open-load without external pull-up





Figure 13. Short to  $V_{CC}$



Figure 14.  $T_J$  evolution in overload or short to GND



## 2.5 Electrical characteristics curves

Figure 15. Off-state output current




Figure 16. High level input current




Figure 17. Input clamp voltage




Figure 18. Input high level




Figure 19. Input low level




Figure 20. Low level STAT\_DIS current




Figure 21. On-state resistance vs  $T_{case}$




Figure 22. High level STAT\_DIS current




Figure 23. On-state resistance vs  $V_{CC}$




Figure 24. Low level input current




Figure 25.  $I_{LIM}$  vs  $T_{case}$




Figure 26. Turn-On voltage slope




Figure 27. Undervoltage shutdown




Figure 28. Turn-Off voltage slope




Figure 29. STAT\_DIS clamp voltage




Figure 30. High level STAT\_DIS voltage






Figure 31. Low level STAT\_DIS voltage



### 3 Application information

Figure 32. Application schematic



Note: Channel 2 has the same internal circuit as channel 1.

### 3.1 GND protection network against reverse battery

#### 3.1.1 Solution 1: resistor in the ground line (R<sub>GND</sub> only)

This can be used with any type of load.

The following is an indication on how to dimension the R<sub>GND</sub> resistor.

1.  $R_{GND} \leq 600\text{mV} / (I_{S(on)max})$ .
2.  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R<sub>GND</sub> (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R<sub>GND</sub> will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R<sub>GND</sub>.

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

### 3.1.2 Solution 2: diode ( $D_{GND}$ ) in the ground line

A resistor ( $R_{GND}=1k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ( $\approx 600mV$ ) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

## 3.2 Load dump protection

$D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

## 3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu C$  I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu C$  and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu C$  I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak} = -100V$  and  $I_{latchup} \geq 20mA$ ;  $V_{OH\mu C} \geq 4.5V$

$$5k\Omega \leq R_{prot} \leq 180k\Omega$$

Recommended values:  $R_{prot} = 10k\Omega$ .

### 3.4 Open-load detection in off-state

Off-state open-load detection requires an external pull-up resistor ( $R_{PU}$ ) connected between output pin and a positive supply voltage ( $V_{PU}$ ) like the +5V line used to supply the microprocessor.


The external resistor has to be selected according to the following requirements:

1. no false open-load indication when load is connected: in this case we have to avoid  $V_{OUT}$  to be higher than  $V_{OLmin}$ ; this results in the following condition  $V_{OUT} = (V_{PU} / (R_L + R_{PU})) R_L < V_{OLmin}$ .
2. no misdetection when load is disconnected: in this case the  $V_{OUT}$  has to be higher than  $V_{OLmax}$ ; this results in the following condition  $R_{PU} < (V_{PU} - V_{OLmax}) / I_{L(off2)}$ .

Because  $I_{s(OFF)}$  may significantly increase if  $V_{out}$  is pulled high (up to several mA), the pull-up resistor  $R_{PU}$  should be connected to a supply that is switched OFF when the module is in standby.

The values of  $V_{OLmin}$ ,  $V_{OLmax}$  and  $I_{L(off2)}$  are available in the Electrical Characteristics section.


**Figure 33. Open-load detection in off-state**





### 3.5 Maximum demagnetization energy ( $V_{CC} = 13.5V$ )

Figure 34. Maximum turn-off current versus inductance (for each channel)




Note: Values are generated with  $R_L = 0 \Omega$ .  
 In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

## 4 Package and PCB thermal data

### 4.1 PowerSSO-12 thermal data

Figure 35. PowerSSO-12 PC board



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).

Figure 36.  $R_{thj-amb}$  Vs. PCB copper area in open box free air condition (one channel on)





Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse (one channel on)




Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-12 (a)




a. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. PowerSSO-12 thermal parameters

| Area/island (cm <sup>2</sup> ) | Footprint | 2   | 8   |
|--------------------------------|-----------|-----|-----|
| R1= R7 (°C/W)                  | 0.7       |     |     |
| R2= R8 (°C/W)                  | 2.8       |     |     |
| R3 (°C/W)                      | 4         |     |     |
| R4 (°C/W)                      | 8         | 8   | 7   |
| R5 (°C/W)                      | 22        | 15  | 10  |
| R6 (°C/W)                      | 26        | 20  | 15  |
| C1= C7 (W.s/°C)                | 0.001     |     |     |
| C2= C8 (W.s/°C)                | 0.0025    |     |     |
| C3 (W.s/°C)                    | 0.05      |     |     |
| C4 (W.s/°C)                    | 0.2       | 0.1 | 0.1 |
| C5 (W.s/°C)                    | 0.27      | 0.8 | 1   |
| C6 (W.s/°C)                    | 3         | 6   | 9   |

## 4.2 PowerSSO-24 thermal data

Figure 39. PowerSSO-24 PC board



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).

Figure 40.  $R_{thj-amb}$  Vs. PCB copper area in open box free air condition (one channel on)





Figure 41. PowerSSO-24 thermal impedance junction ambient single pulse (one channel on)




Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

Figure 42. Thermal fitting model of a double channel HSD in PowerSSO-24 (b)



b. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 16. PowerSSO-24 thermal parameters

| Area/island (cm <sup>2</sup> ) | Footprint | 2  | 8  |
|--------------------------------|-----------|----|----|
| R1=R7 (°C/W)                   | 0.4       |    |    |
| R2=R8 (°C/W)                   | 2         |    |    |
| R3 (°C/W)                      | 6         |    |    |
| R4 (°C/W)                      | 7.7       |    |    |
| R5 (°C/W)                      | 9         | 9  | 8  |
| R6 (°C/W)                      | 28        | 17 | 10 |
| C1=C7 (W.s/°C)                 | 0.001     |    |    |
| C2=C8 (W.s/°C)                 | 0.0022    |    |    |
| C3 (W.s/°C)                    | 0.025     |    |    |
| C4 (W.s/°C)                    | 0.75      |    |    |
| C5 (W.s/°C)                    | 1         | 4  | 9  |
| C6 (W.s/°C)                    | 2.2       | 5  | 17 |

## 5 Package and packing information

### 5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).

ECOPACK® is an ST trademark.

### 5.2 PowerSSO-12 package information

Figure 43. PowerSSO-12 package dimensions






Table 17. PowerSSO-12 mechanical data

| Symbol | Millimeters |      |      |
|--------|-------------|------|------|
|        | Min.        | Typ. | Max. |
| A      | 1.25        |      | 1.62 |
| A1     | 0           |      | 0.1  |
| A2     | 1.10        |      | 1.65 |
| B      | 0.23        |      | 0.41 |
| C      | 0.19        |      | 0.25 |
| D      | 4.8         |      | 5.0  |
| E      | 3.8         |      | 4.0  |
| e      |             | 0.8  |      |
| H      | 5.8         |      | 6.2  |
| h      | 0.25        |      | 0.5  |
| L      | 0.4         |      | 1.27 |
| k      | 0°          |      | 8°   |
| X      | 1.9         |      | 2.5  |
| Y      | 3.6         |      | 4.2  |
| ddd    |             |      | 0.1  |

### 5.3 PowerSSO-24 package information

Figure 44. PowerSSO-24 package dimensions




Table 18. PowerSSO-24™ mechanical data

| Symbol | Millimeters |      |       |
|--------|-------------|------|-------|
|        | Min         | Typ  | Max   |
| A      |             |      | 2.45  |
| A2     | 2.15        |      | 2.35  |
| a1     | 0           |      | 0.1   |
| b      | 0.33        |      | 0.51  |
| c      | 0.23        |      | 0.32  |
| D      | 10.10       |      | 10.50 |
| E      | 7.4         |      | 7.6   |
| e      |             | 0.8  |       |
| e3     |             | 8.8  |       |
| F      |             | 2.3  |       |
| G      |             |      | 0.1   |
| H      | 10.1        |      | 10.5  |
| h      |             |      | 0.4   |
| k      | 0°          |      | 8°    |
| L      | 0.55        |      | 0.85  |
| O      |             | 1.2  |       |
| Q      |             | 0.8  |       |
| S      |             | 2.9  |       |
| T      |             | 3.65 |       |
| U      |             | 1.0  |       |
| N      |             |      | 10°   |
| X      | 4.1         |      | 4.7   |
| Y      | 6.5         |      | 7.1   |

### 5.4 PowerSSO-12 packing information

Figure 45. PowerSSO-12 tube shipment (no suffix)





Figure 46. PowerSSO-12 tape and reel shipment (suffix "TR")





## 6 Order codes

Table 19. Device summary

| Package     | Order codes |               |
|-------------|-------------|---------------|
|             | Tube        | Tape and reel |
| PowerSSO-12 | VND5E050J-E | VND5E050JTR-E |
| PowerSSO-24 | VND5E050K-E | VND5E050KTR-E |

## 7 Revision history

**Table 20. Document revision history**

| Date        | Revision | Changes  |
|-------------|----------|--|
| 04-Feb-2008 | 1        | Initial release.   |
| 19-Jun-2009 | 2        | <p><i>Table 18: PowerSSO-24™ mechanical data:</i></p> <ul style="list-style-type: none"> <li>– Deleted A (min) value</li> <li>– Changed A (max) value from 2.47 to 2.45</li> <li>– Changed A2 (max) value from 2.40 to 2.35</li> <li>– Changed a1 (max) value from 0.075 to 0.1</li> <li>– Added F row</li> <li>– Updated k row</li> </ul> |
| 22-Jul-2009 | 3        | <p>Updated <i>Figure 44: PowerSSO-24 package dimensions.</i></p> <p>Updated <i>Table 18: PowerSSO-24™ mechanical data:</i></p> <ul style="list-style-type: none"> <li>– Deleted G1 row</li> <li>– Added O, Q, S, T and U rows</li> </ul>   |
| 19-Sep-2013 | 4        | Updated Disclaimer   |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[VND5E050J-E](#) [VND5E050JTR-E](#) [VND5E050K-E](#) [VND5E050KTR-E](#)